CN101162748A - Method for improving luminance brightness of chip at the axial direction - Google Patents

Method for improving luminance brightness of chip at the axial direction Download PDF

Info

Publication number
CN101162748A
CN101162748A CNA2006101170946A CN200610117094A CN101162748A CN 101162748 A CN101162748 A CN 101162748A CN A2006101170946 A CNA2006101170946 A CN A2006101170946A CN 200610117094 A CN200610117094 A CN 200610117094A CN 101162748 A CN101162748 A CN 101162748A
Authority
CN
China
Prior art keywords
sapphire substrate
nickel metal
chip
nanometers
nanometer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2006101170946A
Other languages
Chinese (zh)
Other versions
CN100464437C (en
Inventor
陈立人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Silan Azure Co Ltd
Original Assignee
Hangzhou Silan Azure Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Silan Azure Co Ltd filed Critical Hangzhou Silan Azure Co Ltd
Priority to CNB2006101170946A priority Critical patent/CN100464437C/en
Publication of CN101162748A publication Critical patent/CN101162748A/en
Application granted granted Critical
Publication of CN100464437C publication Critical patent/CN100464437C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Led Devices (AREA)

Abstract

The present invention discloses a method for improving axial brightness of chip, and is characterized in that the method further comprises the following procedures: step 1, a layer of nickel metal with the thickness between 1 nanometer and 50 nanometer is coated on the surface of a sapphire substrate by vapor deposition; step 2: the nickel metal is rapidly annealed for 30 seconds to 300 seconds with the temperature of 600 DEG C to 900 DEG C, then the nickel metal forms a globular shape with the diameter between 200 nanometers and 400 nanometers, and is used as a mask; step 3, the surface of the sapphire substrate is etched selectively and the depth is between 100 nanometers and 500 nanometers; step 4, the nickel metal on the sapphire substrate is cleaned; step 5, indium gallium nitride epitaxial layer grows from the sapphire substrate. The technical proposal of the invention can reduce the full reflection of emergent light and improve axial brightness.

Description

A kind of method that improves the axial emitting brightness of chip
Technical field
The present invention relates to a kind of method that improves the axial emitting brightness of chip, relate in particular to a kind of method chip substrate and epitaxial layer interface formation nanoscale roughened textures.
Background technology
The LED manufacture method of general blue green light is an epitaxial growth InGaN monocrystal material structure on smooth smooth Sapphire Substrate, realize that by adding silicon and magnesium elements (N) minus reaches (P) eurymeric semi-conducting material respectively, and in active layer, adjust luminous wavelength by the ratio of adjusting the indium gallium, also will be behind the epitaxial manufacture process through the photoetching and the cleaning of chip surface, the making of electrode, the etching in negative pole zone, the detection of the characteristics of luminescence, attenuate cuts into discrete chip, so a traditional blue green light chip structure as shown in Figure 1, can be divided into anodal pressure welding point 11, transparency electrode 12, eurymeric gallium nitride 13, luminescent layer 14, minus gallium nitride 15, Sapphire Substrate 16, negative pole pressure welding point 17 is formed, in addition because P type transparency electrode light transmittance is limited, add that conductivity is not so good as general electrode, cause current crowding to cause luminous efficiency to descend, therefore another kind of general structure adopts flip chip bonding as shown in Figure 2, on P type gallium nitride contact layer 21, directly plate the ohmic contact and the high metallic reflector 22 of reflective of conduction, make the light that sends after these reflector 22 reflections, see through n type gallium nitride 23 and penetrate to extraneous by Sapphire Substrate 24.
Though electro-optical efficiency can reach about more than 75% at present, incide the process of hanging down the refraction coefficient medium and can produce total reflection phenomenon at the interface because of the medium of light, thereby limited the probability of photon effusion luminescence medium greatly from high index of refraction.As shown in Figure 3, light incides the medium 16 of low refraction coefficient from the light-emitting semiconducting material 15 of high index of refraction, only in the beam angle that theta=Sin-1 (n2/n1) constitutes, could overflow, shown in light path 1, total reflection (as light path 2) will take place in medium the beam angle UV light makes last luminous electro-optical efficiency to reach about 20%.If can form roughened textures at the interface, to make the light outside beam angle be reflected back in the beam angle, the probability that forms emergent light increases, the angle of bright dipping will more concentrate on axially in addition, improve axial brightness, no matter therefore be that formal dress or flip-chip all will so be planted structure and increased and luminous intensity.
Summary of the invention
The objective of the invention is to propose a kind of method that improves the chip exterior luminous efficiency.
For realizing above purpose, technical scheme of the present invention provides a kind of method that improves the axial luminous exitance of chip, it is characterized in that,
A kind of method that improves chip brightness, the electrode of upside-down mounting welding core and silicon are heat sink, and chip is fitted, it is characterized in that, the substrate of upside-down mounting welding core is produced the InGaN epitaxial loayer of growing up again behind the roughening of nano-scale, described method further comprises: step 1, at nickel (Ni) metal of Sapphire Substrate surface evaporation last layer thickness between 1 ~ 50 nanometer; Step 2 was carried out short annealing 30 ~ 300 seconds with 600 ~ 900 degrees centigrade temperature, and the nickel metal will form the coccoid of about 200 ~ 400 nanometers of diameter this moment, with this as mask; Step 3, etching Sapphire Substrate surface optionally, the degree of depth is in 100 ~ 500 nanometer range; Step 4 is cleaned the described nickel metal on the described Sapphire Substrate; Step 5 is with described substrate growing indium nitride gallium epitaxial loayer.
Reasonable is in the described step 3, to adopt the method for inductance coupling type reactive ion etching machine that etching is carried out on the Sapphire Substrate surface.The zone that the utility model can be controlled the big or small of mask and then control etching by the thickness and the annealing temperature of control nickel metal, etching depth is then controlled by the time or the power of ICP etching, with control Scattering of Vector size as shown in Figure 5.The advantage of this kind method be can be stable the control Sapphire Substrate and the roughness between the InGaN epitaxial layer interface make light extraction efficiency be promoted.
Description of drawings
Below, with reference to accompanying drawing, for those skilled in the art that, from the detailed description to the inventive method, above-mentioned and other purposes of the present invention, feature and advantage will be apparent.
The blue green light chip structure schematic diagram that Fig. 1 is traditional;
Fig. 2 flip welding LED structural representation;
Fig. 3 has illustrated not roughed interface light path schematic diagram;
Fig. 4 provides the implementation step schematic diagram of the inventive method;
Fig. 5 has illustrated roughed interface light path schematic diagram.
Embodiment
See also shown in (a)~(e) of accompanying drawing 4, the invention will be further described below in conjunction with drawings and Examples.
At first with reference to figure 4 (a), at nickel (Ni) metal 42 of Sapphire Substrate 41 surperficial evaporation last layer thickness between 1 ~ 50 nanometer;
Secondly as Fig. 4 (b), carried out short annealing 30 ~ 300 seconds with 600 ~ 900 degrees centigrade temperature, nickel metal 42 will form the coccoid of about 200 ~ 400 nanometers of diameter at this moment, with this as mask;
In Fig. 4 (c), utilize inductance coupling type reactive ion etching machine (ICP-RIE) with reacting gas (as chlorine, boron chloride and methane etc.) etching Sapphire Substrate surface optionally, reach the effect of surface roughening, the degree of depth of etching is generally about 100 ~ 500 nanometers
Fig. 4 (d) is clean with the corrosion of nickel metal 42 usefulness chemical solutions;
Fig. 4 (e), this substrate 41 is put into MOCVD stove upwards grow successively n type gallium nitride layer 43, luminescent layer 44 and P type gallium nitride layer 45 shapes or extension the most at last.
Fig. 5 provides the light path schematic diagram at the roughening interface of Fig. 4 extension, because the alligatoring effect at interface, light significantly promotes from Sapphire Substrate 41 probabilities that the epitaxial layer of gallium nitride 43 of high index of refraction incides low refraction coefficient.Therefore will help being lifted out optical efficiency in the nano level roughened textures of this interface manufacture.
In the above-mentioned steps of the present invention, high-temperature annealing step on the Sapphire Substrate 41 forms the nickel metal 42 of even spherical distribution as mask, selective etch Sapphire Substrate 41 surfaces then, thereby reach surperficial small grain size and uniform roughen effect, then nickel metal 42 is cleaned back growing indium nitride gallium epitaxial loayers.The advantage of this method be can be stable the control Sapphire Substrate and the roughness between the InGaN epitaxial layer interface make light extraction efficiency be controlled.
The front provides the description to preferred embodiment, so that any technical staff in this area can use or utilize the present invention.Various modifications to these embodiment are conspicuous to those skilled in the art, can be applied to other embodiment to total principle described here and not use creativeness.Thereby, the embodiment shown in the present invention will be not limited to here, and the wide region of principle that should disclose and new feature according to meeting here.

Claims (2)

1. a method that improves the axial luminous exitance of chip is characterized in that, described method further comprises:
Step 1 is at the nickel metal of Sapphire Substrate surface evaporation last layer thickness between 1 ~ 50 nanometer;
Step 2 was carried out short annealing 30 ~ 300 seconds with 600 ~ 900 degrees centigrade temperature, and the nickel metal will form the coccoid of about 200 ~ 400 nanometers of diameter this moment, with this as mask;
Step 3, etching Sapphire Substrate surface optionally, the degree of depth is in 100 ~ 500 nanometer range;
Step 4 is cleaned the described nickel metal on the described Sapphire Substrate;
Step 5 is with described substrate growing indium nitride gallium epitaxial loayer.
2. a kind of method that improves the axial luminous exitance of chip according to claim 1 is characterized in that,
In the described step 3, adopt the method for inductance coupling type reactive ion etching machine that selective etch is carried out on the Sapphire Substrate surface.
CNB2006101170946A 2006-10-13 2006-10-13 Method for improving luminance brightness of chip at the axial direction Expired - Fee Related CN100464437C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2006101170946A CN100464437C (en) 2006-10-13 2006-10-13 Method for improving luminance brightness of chip at the axial direction

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2006101170946A CN100464437C (en) 2006-10-13 2006-10-13 Method for improving luminance brightness of chip at the axial direction

Publications (2)

Publication Number Publication Date
CN101162748A true CN101162748A (en) 2008-04-16
CN100464437C CN100464437C (en) 2009-02-25

Family

ID=39297625

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2006101170946A Expired - Fee Related CN100464437C (en) 2006-10-13 2006-10-13 Method for improving luminance brightness of chip at the axial direction

Country Status (1)

Country Link
CN (1) CN100464437C (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101562224B (en) * 2009-05-05 2011-10-05 深圳华映显示科技有限公司 Light source device and manufacturing method thereof
CN102790151A (en) * 2012-08-16 2012-11-21 杭州士兰明芯科技有限公司 Substrate for LED (Light Emitting Diode) chip and preparation method thereof
CN101777608B (en) * 2009-01-09 2013-03-06 大连美明外延片科技有限公司 Method for manufacturing light-emitting diode
CN103219440B (en) * 2012-04-28 2016-06-01 江苏汉莱科技有限公司 A kind of high brightness LED and preparation method thereof
CN113333374A (en) * 2021-06-10 2021-09-03 厦门士兰明镓化合物半导体有限公司 Method for cleaning graphite plate

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101814587A (en) * 2010-04-12 2010-08-25 吉林大学 Method for improving coupling luminous efficiency of flat plate luminescent device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4055503B2 (en) * 2001-07-24 2008-03-05 日亜化学工業株式会社 Semiconductor light emitting device
JP2003197963A (en) * 2001-12-27 2003-07-11 Toyoda Gosei Co Ltd Method of manufacturing substrate for group iii nitride- based compound semiconductor light emitting element
KR100568297B1 (en) * 2004-03-30 2006-04-05 삼성전기주식회사 Nitride semiconductor light emitting device and manufacturing method thereof
TWM261838U (en) * 2004-09-16 2005-04-11 Super Nova Optoelectronics Cor Structure for GaN based LED with high light extraction efficiency

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101777608B (en) * 2009-01-09 2013-03-06 大连美明外延片科技有限公司 Method for manufacturing light-emitting diode
CN101562224B (en) * 2009-05-05 2011-10-05 深圳华映显示科技有限公司 Light source device and manufacturing method thereof
CN103219440B (en) * 2012-04-28 2016-06-01 江苏汉莱科技有限公司 A kind of high brightness LED and preparation method thereof
CN102790151A (en) * 2012-08-16 2012-11-21 杭州士兰明芯科技有限公司 Substrate for LED (Light Emitting Diode) chip and preparation method thereof
CN102790151B (en) * 2012-08-16 2015-01-21 杭州士兰明芯科技有限公司 Substrate for LED (Light Emitting Diode) chip and preparation method thereof
CN113333374A (en) * 2021-06-10 2021-09-03 厦门士兰明镓化合物半导体有限公司 Method for cleaning graphite plate

Also Published As

Publication number Publication date
CN100464437C (en) 2009-02-25

Similar Documents

Publication Publication Date Title
CN102157640B (en) Method for manufacturing gallium nitride (GaN)-based light-emitting diode (LED) chip with p-GaN layer subjected to surface roughening
CN101702419B (en) Surface roughening method of p-GaN layer or ITO layer in GaN-based LED chip structure
CN100464437C (en) Method for improving luminance brightness of chip at the axial direction
CN101908505B (en) Method for manufacturing light-emitting diode chip
CN100524865C (en) Method for preparing GaN-based LED with photon crystal structure
CN101939820A (en) Substrate for epitaxial growth, process for producing gan-base semiconductor film, gan-base semiconductor film, process for producing gan-base semiconductor luminescent element, and gan-base semiconductor luminescent element
CN102044608A (en) Flip-chip LED chip structure and manufacturing method thereof
CN101325237A (en) LED chip and manufacturing method thereof
CN102361053B (en) Light-emitting diode with photonic crystal structure
CN101740692B (en) Method for improving brightness of LED chip
CN105720140A (en) GaN-based LED (Light-Emitting Diode) vertical chip structure and preparation method
CN103022301A (en) High-power GaN-based vertical structure LED with light extraction microstructure and preparation method thereof
CN103681996A (en) UV (Ultraviolet) LED and preparation method thereof
CN102214745B (en) Manufacturing method of gallium nitride based semiconductor luminescent device
US20150084088A1 (en) Light-Emitting Diode And Manufacturing Method Therefor
CN102185074A (en) Light emitting diode of Ag/zinc-oxide-based composite transparent electrode and preparation method thereof
CN202205811U (en) Thin-film flip photonic crystal light-emitting diode (LED) chip
CN108389952B (en) It is a kind of without electric leakage MESA Cutting Road 3D through-hole superstructure LED chip and preparation method thereof
CN106711294A (en) Epitaxial wafer of light-emitting diode and preparation method thereof
CN101789479A (en) Transparent electrode LED and method for manufacturing same
CN102290513B (en) Large-power high-brightness light-emitting diode (LED) chip and production method thereof
CN101740704B (en) Method for manufacturing GaN-based LED with photonic crystal structure
CN102169944B (en) Light-emitting diode of Ag/ITO/zinc oxide base composite transparent electrode and preparation method thereof
CN102760813B (en) Light-emitting diode and manufacturing method thereof
CN104851946A (en) LED chip manufacturing method of high extraction external quantum efficiency

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090225

Termination date: 20171013

CF01 Termination of patent right due to non-payment of annual fee