CN101154948A - 利用共享硬件及顺序和-积体系结构进行低密度奇偶校验解码的方法和设备 - Google Patents
利用共享硬件及顺序和-积体系结构进行低密度奇偶校验解码的方法和设备 Download PDFInfo
- Publication number
- CN101154948A CN101154948A CNA2007101929176A CN200710192917A CN101154948A CN 101154948 A CN101154948 A CN 101154948A CN A2007101929176 A CNA2007101929176 A CN A2007101929176A CN 200710192917 A CN200710192917 A CN 200710192917A CN 101154948 A CN101154948 A CN 101154948A
- Authority
- CN
- China
- Prior art keywords
- node
- bit
- check
- value
- message
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 39
- 238000006243 chemical reaction Methods 0.000 claims description 23
- 239000011159 matrix material Substances 0.000 claims description 16
- 238000004364 calculation method Methods 0.000 claims description 4
- 230000008569 process Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 7
- 230000006870 function Effects 0.000 description 7
- 230000005540 biological transmission Effects 0.000 description 5
- 230000005291 magnetic effect Effects 0.000 description 4
- 230000009466 transformation Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 238000012795 verification Methods 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- NAWXUBYGYWOOIX-SFHVURJKSA-N (2s)-2-[[4-[2-(2,4-diaminoquinazolin-6-yl)ethyl]benzoyl]amino]-4-methylidenepentanedioic acid Chemical compound C1=CC2=NC(N)=NC(N)=C2C=C1CCC1=CC=C(C(=O)N[C@@H](CC(=C)C(O)=O)C(O)=O)C=C1 NAWXUBYGYWOOIX-SFHVURJKSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000000844 transformation Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1131—Scheduling of bit node or check node processing
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6566—Implementations concerning memory access contentions
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
Abstract
Description
Claims (10)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/496,121 US7647548B2 (en) | 2006-07-31 | 2006-07-31 | Methods and apparatus for low-density parity check decoding using hardware-sharing and serial sum-product architecture |
US11/496,121 | 2006-07-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101154948A true CN101154948A (zh) | 2008-04-02 |
CN101154948B CN101154948B (zh) | 2015-12-16 |
Family
ID=38973433
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200710192917.6A Expired - Fee Related CN101154948B (zh) | 2006-07-31 | 2007-07-31 | 解码代码的方法和解码器 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7647548B2 (zh) |
JP (2) | JP2008035527A (zh) |
KR (1) | KR101459135B1 (zh) |
CN (1) | CN101154948B (zh) |
DE (1) | DE102007035210A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107068187A (zh) * | 2016-02-11 | 2017-08-18 | 希捷科技有限公司 | 似然值指派针对每一读取重试在不同读取电压处改变正负号的读取重试操作 |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8341506B2 (en) * | 2007-03-30 | 2012-12-25 | HGST Netherlands B.V. | Techniques for correcting errors using iterative decoding |
US8739009B1 (en) * | 2007-12-27 | 2014-05-27 | Marvell International Ltd. | Methods and apparatus for defect detection and correction via iterative decoding algorithms |
US8230312B1 (en) | 2008-01-09 | 2012-07-24 | Marvell International Ltd. | Iterative decoder memory arrangement |
US8130228B2 (en) * | 2008-06-13 | 2012-03-06 | International Business Machines Corporation | System and method for processing low density parity check codes using a deterministic caching apparatus |
US8429500B2 (en) | 2010-03-31 | 2013-04-23 | Lsi Corporation | Methods and apparatus for computing a probability value of a received value in communication or storage systems |
US8504885B2 (en) | 2010-03-31 | 2013-08-06 | Lsi Corporation | Methods and apparatus for approximating a probability density function or distribution for a received value in communication or storage systems |
US8775913B2 (en) | 2010-03-31 | 2014-07-08 | Lsi Corporation | Methods and apparatus for computing soft data or log likelihood ratios for received values in communication or storage systems |
JP5310701B2 (ja) * | 2010-10-29 | 2013-10-09 | 株式会社Jvcケンウッド | 復号装置および復号方法 |
US9362933B1 (en) | 2011-07-12 | 2016-06-07 | Marvell International Ltd. | Noise-predictive detector adaptation with corrected data |
US8996952B2 (en) | 2012-01-04 | 2015-03-31 | Marvell World Trade Ltd. | High-throughput iterative decoding's defect scan in retry mode of storage system channel |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1698271A (zh) * | 2003-05-13 | 2005-11-16 | 索尼株式会社 | 解码装置、解码方法及程序 |
CN1701515A (zh) * | 2003-05-13 | 2005-11-23 | 索尼株式会社 | 解码方法、解码装置和程序 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6539367B1 (en) | 2000-05-26 | 2003-03-25 | Agere Systems Inc. | Methods and apparatus for decoding of general codes on probability dependency graphs |
WO2003021440A1 (en) * | 2001-09-01 | 2003-03-13 | Bermai, Inc. | Decoding architecture for low density parity check codes |
JP4165329B2 (ja) * | 2002-07-31 | 2008-10-15 | 不二製油株式会社 | 大豆ホエー分画物の製造法 |
US7178080B2 (en) | 2002-08-15 | 2007-02-13 | Texas Instruments Incorporated | Hardware-efficient low density parity check code for digital communications |
JP4225163B2 (ja) * | 2003-05-13 | 2009-02-18 | ソニー株式会社 | 復号装置および復号方法、並びにプログラム |
JP4296949B2 (ja) | 2004-02-03 | 2009-07-15 | ソニー株式会社 | 復号装置及び方法、並びに情報処理装置及び方法 |
CN100472972C (zh) * | 2004-05-03 | 2009-03-25 | 美国博通公司 | 可操作地将ldpc编码信号解码的解码器 |
FR2871976B1 (fr) * | 2004-06-22 | 2006-08-11 | St Microelectronics Sa | Decodeur ldpc |
JP4282558B2 (ja) * | 2004-06-30 | 2009-06-24 | 株式会社東芝 | 低密度パリティチェック符号復号器及び方法 |
US7181676B2 (en) | 2004-07-19 | 2007-02-20 | Texas Instruments Incorporated | Layered decoding approach for low density parity check (LDPC) codes |
US7760880B2 (en) * | 2004-10-13 | 2010-07-20 | Viasat, Inc. | Decoder architecture system and method |
CN101069356A (zh) * | 2004-12-02 | 2007-11-07 | 三菱电机株式会社 | 解码装置以及通信装置 |
US7451361B2 (en) * | 2005-01-27 | 2008-11-11 | General Instrument Corporation | Method and apparatus for forward error correction in a content distribution system |
JP4526451B2 (ja) * | 2005-06-30 | 2010-08-18 | ルネサスエレクトロニクス株式会社 | 復号装置と方法並びにプログラム |
-
2006
- 2006-07-31 US US11/496,121 patent/US7647548B2/en not_active Expired - Fee Related
-
2007
- 2007-07-25 DE DE102007035210A patent/DE102007035210A1/de not_active Withdrawn
- 2007-07-30 KR KR1020070076597A patent/KR101459135B1/ko not_active IP Right Cessation
- 2007-07-31 CN CN200710192917.6A patent/CN101154948B/zh not_active Expired - Fee Related
- 2007-07-31 JP JP2007198612A patent/JP2008035527A/ja active Pending
-
2014
- 2014-03-07 JP JP2014044504A patent/JP2014099944A/ja active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1698271A (zh) * | 2003-05-13 | 2005-11-16 | 索尼株式会社 | 解码装置、解码方法及程序 |
CN1701515A (zh) * | 2003-05-13 | 2005-11-23 | 索尼株式会社 | 解码方法、解码装置和程序 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107068187A (zh) * | 2016-02-11 | 2017-08-18 | 希捷科技有限公司 | 似然值指派针对每一读取重试在不同读取电压处改变正负号的读取重试操作 |
CN107068187B (zh) * | 2016-02-11 | 2024-02-23 | 希捷科技有限公司 | 似然值指派针对每一读取重试在不同读取电压处改变正负号的读取重试操作 |
Also Published As
Publication number | Publication date |
---|---|
JP2014099944A (ja) | 2014-05-29 |
CN101154948B (zh) | 2015-12-16 |
US7647548B2 (en) | 2010-01-12 |
US20080052595A1 (en) | 2008-02-28 |
KR101459135B1 (ko) | 2014-11-07 |
DE102007035210A1 (de) | 2008-02-28 |
KR20080011631A (ko) | 2008-02-05 |
JP2008035527A (ja) | 2008-02-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20230336189A1 (en) | Low density parity check decoder | |
CN101154948B (zh) | 解码代码的方法和解码器 | |
US7343548B2 (en) | Method and apparatus for encoding and decoding data | |
Liu et al. | Sliced message passing: High throughput overlapped decoding of high-rate low-density parity-check codes | |
US7219288B2 (en) | Running minimum message passing LDPC decoding | |
US8234555B2 (en) | Data decoding apparatus, data decoding method, data transmitting/receiving system, data receiving apparatus, data receiving method and program | |
US8869003B2 (en) | Method, apparatus, computer program product and device providing semi-parallel low density parity check decoding using a block structured parity check matrix | |
US20110131462A1 (en) | Matrix-vector multiplication for error-correction encoding and the like | |
US20090106620A1 (en) | Decoding apparatus, decoding method and program | |
Cai et al. | Relaxed min-max decoder architectures for nonbinary low-density parity-check codes | |
CN107979445B (zh) | 使用预先排序的输入的基于基本校验节点的校正子解码 | |
US8312353B2 (en) | Decoding device, decoding method, receiving device, and storage medium reproducing device | |
Thi et al. | Basic-set trellis min–max decoder architecture for nonbinary ldpc codes with high-order galois fields | |
US20220255560A1 (en) | Method and apparatus for vertical layered decoding of quasi-cyclic low-density parity check codes built from clusters of circulant permutation matrices | |
Thi et al. | Two-extra-column trellis min–max decoder architecture for nonbinary LDPC codes | |
Tian et al. | Optimized trellis-based min-max decoder for NB-LDPC codes | |
US20170134048A1 (en) | Message-passing based decoding using syndrome information, and related methods | |
Tian et al. | A 21.66 Gbps nonbinary LDPC decoder for high-speed communications | |
Kestel et al. | Polar code decoder exploration framework | |
Zhao et al. | DVB-T2 LDPC decoder with perfect conflict resolution | |
Boncalo et al. | Memory trade-offs in layered self-corrected min-sum LDPC decoders | |
Zeineddine et al. | Construction and hardware-efficient decoding of raptor codes | |
Wong et al. | A modular architecture for structured long block-length LDPC decoders | |
Ratnayake et al. | Serial Sum-Product Architecture for Low-Density Parity-Check Codes | |
Valle | Low-complexity LDPCC decoder based on layered decoding and MIN-SUM approximation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C53 | Correction of patent of invention or patent application | ||
CB02 | Change of applicant information |
Address after: Delaware Applicant after: Agere Systems Inc. Address before: American Pennsylvania Applicant before: AGERE SYSTEMS Inc. |
|
COR | Change of bibliographic data |
Free format text: CORRECT: APPLICANT; FROM: EGREE SYSTEM CO. LTD. TO: AGERE SYSTEMS GUARDIAN CORP. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
C56 | Change in the name or address of the patentee | ||
CP02 | Change in the address of a patent holder |
Address after: American Pennsylvania Patentee after: Agere Systems Inc. Address before: Delaware Patentee before: Agere Systems Inc. |
|
TR01 | Transfer of patent right |
Effective date of registration: 20160918 Address after: Singapore Singapore Patentee after: Avago Technologies General IP (Singapore) Pte. Ltd. Address before: American Pennsylvania Patentee before: Agere Systems Inc. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20151216 Termination date: 20170731 |
|
CF01 | Termination of patent right due to non-payment of annual fee |