CN101149722A - Method for executing CPU access to XFP optical module - Google Patents
Method for executing CPU access to XFP optical module Download PDFInfo
- Publication number
- CN101149722A CN101149722A CNA2007101241414A CN200710124141A CN101149722A CN 101149722 A CN101149722 A CN 101149722A CN A2007101241414 A CNA2007101241414 A CN A2007101241414A CN 200710124141 A CN200710124141 A CN 200710124141A CN 101149722 A CN101149722 A CN 101149722A
- Authority
- CN
- China
- Prior art keywords
- optical module
- xfp
- cpu
- addressing circuit
- xfp optical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Optical Communication System (AREA)
Abstract
The invention discloses a method of CPU visiting XFP used in optical interface board in optical transmission system. The method includes the processes as follows: sets optical module addressing circuit, connects I2C serial bus of CPU with several accessed I2C serial bus of XFP optical module, and every chip-selection signal of internal storage in the XFP optical module is controlled by the optical module addressing circuit; the optical module addressing circuit receives the order of CPU and selects visiting XFP optical module. The invention makes CPU visit several XFP circuits to be convenient and simple by means of chip-selection signal of storage of optical module and optical addressing circuit, and the optical module addressing circuit only need to increase the corresponding chip-selection control pin when the quantity of the XFP optical module changes.
Description
Technical field
The present invention relates to the communication facilities technical field, in particular a kind of realization CPU visits the method for a plurality of XFP optical modules (10 Gigabit Small Form Factor Pluggable, the hot-swappable optical module of the little encapsulation of 10GBit/s).
Background technology
The XFP optical module has little, hot-swappable these two advantages of encapsulation, can be applied in widely in the communication field, and such as Ethernet, light transmission field etc.
Bear photoelectricity/electric light in the Optical Fiber Interface Board of XFP optical module in optical transmission system and changed this indispensable key player, the transmitting optical power of optical module at work, received optical power, optical module such as laser temperature and bias current job information plays very important effect to the monitoring and the maintenance of optical module, these information all have been stored in EEPROM (the ElectricalErasable Programmable Read Only Memory of XFP optical module inside, electricallyerasable ROM (EEROM)), external unit can read the information of EEPROM inside by I2C (Intel-Integrated Circuit bus, I2C bus) the two-wire system serial communication interface of optical module.
The I2C bus interface has two line: SDA (Serial Data, serial data) and SCL (SerialClock, serial clock), data can be sent and also data can be received, the device of a plurality of I2C of having interfaces can link together, under the control of CPU (CPU (central processing unit)), finish the storage of data and read, any one has the I2C interface device can be primary controller (transmission data), also can be controlled device (reception data), the flow direction of data is distinguished by the address of device, therefore the device on each I2C bus all should have a unique address, CPU (central processing unit) just can be carried out addressing to different devices by software like this, thereby the I2C device also is very easily to expand use on hardware.
In XFP MSA (multi-source agreement) standard, the EEPROM address of devices of XFP optical module inside, be defined as " A0H ", therefore the physical address of each optical module when dispatching from the factory all is the same, so when use on the Optical Fiber Interface Board has a plurality of optical module, just can not simply all optical modules all be connected on the bus, but will distinguish each different optical module to realize reading separately the purpose of analog quantity.
In the memory interface of XFP optical module, except the I2C bus, also have the signal wire of a control store sheet choosing, this just provides convenience for CPU visits a plurality of XFP optical modules.
China Patent No. is the technology that the patent documentation of CN03105369 has been described a kind of CPU visit SFP optical module, and Chinese patent application number has been described the technology of utilizing CPU and optical module device for addressing to visit the SFP optical module in the patent application document of CN200410055452, but SFP optical module and XFP optical module are also incomplete same at the interface signal of inside modules storer, the latter the is many chip selection signal of a storer, this has had greater flexibility when making visit XFP optical module, therefore above-mentioned two patents and circuit design scheme of the present invention are different, can not be suitable for the implementation procedure of CPU visit XFP optical module fully.
Therefore, prior art has yet to be improved and developed.
Summary of the invention
The object of the present invention is to provide the method for a kind of CPU of realization visit XFP optical module, utilize the serial line interface of CPU and optical module addressing circuit to realize visit a plurality of XFP optical modules.
Technical scheme of the present invention is as follows:
A kind of method that realizes CPU visit XFP optical module, it is used in the Optical Fiber Interface Board of optical transmission system, and may further comprise the steps:
A, an optical module addressing circuit is set, the I2C bus of CPU is connected to a plurality of XFP optical module bus interface to be visited, the chip selection signal of each XFP optical module internal storage is controlled by described optical module addressing circuit;
The XFP optical module that the command selection of B, described optical module addressing circuit reception CPU will be visited.
Described method, wherein, the I/O mouth that described optical module addressing circuit is CPU.
Described method, wherein, described optical module addressing circuit is a programmable logic device (PLD).
Described method, wherein, described optical module addressing circuit is a decoding scheme.
Described method wherein, is provided with a control register in the described programmable logic device (PLD), its figure place is corresponding with described a plurality of XFP optical modules to be visited.
Described method, wherein, each in the described control register register is corresponding with the memory chip selected control system signal of XFP optical module, selects corresponding XFP optical module by the corresponding position of this register is put 0.
Described method, wherein, described control register is changed to effectively maximum one of synchronization.
Described method wherein, comprises XFP optical module and Service Processing Unit on the described Optical Fiber Interface Board, the XFP optical module is used for the light signal of service of synchronous digital system is converted to needed electric signal; Described Service Processing Unit is used for described electric signal is carried out traffic assignments and division.
A kind of method that realizes CPU visit XFP optical module provided by the present invention, owing to utilized the serial line interface of CPU and the storer chip selection signal of XFP optical module, realization of optical module addressing circuit and access control are simple, and when XFP optical module quantity changes, the optical module addressing circuit need only increase corresponding sheet selected control making pin and get final product, and its design realizes simple and flexible.
Description of drawings
Fig. 1 controls the structural representation of a plurality of XFP optical modules for CPU of the present invention;
Fig. 2 is the schematic flow sheet of CPU visit XFP optical module in the inventive method.
Embodiment
Below in conjunction with accompanying drawing, will be described in more detail each preferred embodiment of the present invention.
The method of CPU visit XFP optical module has realized the access method of CPU to a plurality of XFP optical modules among the present invention, and the device that wherein relates to comprises CPU, the optical module addressing circuit, and a plurality of XFP optical modules, as shown in Figure 1.Comprise XFP optical module and Service Processing Unit on Optical Fiber Interface Board of the present invention, the XFP optical module is used for the light signal of service of synchronous digital system is converted to needed electric signal; Described Service Processing Unit is used for described electric signal is carried out traffic assignments and division.
Wherein said CPU links to each other with the I2C bus interface of a plurality of optical modules by the I2C bus interface, and promptly the data line of all XFP optical modules is linked together, is connected on the I2C interface data line of CPU; The clock line of all XFP optical modules is linked together, is connected on the I2C interface clock line of CPU.The I2C interface of CPU can also can simulate the I2C interface with common pin with himself proprietary serial port resource.
Link to each other by parallel bus interface between described optical module addressing circuit and the CPU, wherein the optical module addressing circuit links to each other with the storer chip selection signal (MOD_DESEL) of each XFP optical module separately, when the state of MOD_DESEL was " 1 ", then the corresponding light module did not respond the I2C order of CPU; When the state of MOD_DESEL is " 0 ", the then I2C of corresponding light module responds CPU order, CPU can visit this optical module.
The optical module addressing circuit can be used programmable logic device (PLD) (FPGA, CPLD) realize, in programmable logic device (PLD) inside one register is set, its bit wide equals XFP optical module number to be visited, in the register each is corresponding with the MOD_DESEL of XFP optical module, selects corresponding XFP optical module by the corresponding position of this register is put 0.Optical module addressing circuit of the present invention is used to receive the order of described central processing unit CPU, and selects corresponding described optical module to visit selected XFP optical module by the I2C interface.
In the inventive method, the implementation procedure of described CPU visit XFP optical module is as follows:
All positions of control register during operate as normal in described programming device all put ' 1 ', when CPU need visit the individual XFP optical module of n (corresponding to the sequence number of XFP optical module to be visited), then write ' 0 ' by the corresponding position of the control register of described CPU in described programming device; This position effectively after, the control pin of described programming device is just selected XFP optical module to be visited, this moment, CPU just can read information in the XFP optical module storer of having selected by the I2C bus, as shown in Figure 2.
CPU is when the XFP optical module of visit correspondence in the inventive method, must guarantee that the same moment has only the MOD_DESEL signal of an optical module effective, if all MOD_DESEL signals are all invalid, then CPU can visit other devices that are connected on the I2C bus.
According to the inventive method, after the I2C bus of CPU is connected to a plurality of XFP optical module bus interface to be visited, the MOD_DESEL chip selection signal of the module of each XFP is controlled by the optical module addressing circuit, and the optical module addressing circuit is used for receiving the order of CPU and selects the XFP optical module.
I/O mouth, programmable logic device (PLD) or decoding scheme that optical module addressing circuit of the present invention can be CPU.Have only the MOD_DESEL of an XFP optical module effective at most at synchronization, when the MOD_DESEL of this XFP optical module was changed to effectively (low level), CPU just can visit corresponding XFP optical module by the total line traffic control of I2C, and other optical modules are unaffected.
The inventive method is owing to utilized the storer chip selection signal of optical module, add the addressing circuit of optical module, make circuit that CPU visits a plurality of XFP more flexibly and simple, and when XFP optical module quantity changed, the optical module addressing circuit need only increase corresponding sheet selected control making pin and get final product.
Should be understood that above-mentioned description at preferred embodiment of the present invention is comparatively detailed, can not therefore think the restriction to scope of patent protection of the present invention, scope of patent protection of the present invention should be as the criterion with claims.
Claims (8)
1. realize that CPU visits the method for XFP optical module for one kind, it is used for the Optical Fiber Interface Board of optical transmission system, and may further comprise the steps:
A, an optical module addressing circuit is set, the I2C bus of CPU is connected to the I2C bus interface of a plurality of XFP optical modules to be visited, the chip selection signal of each XFP optical module internal storage is controlled by described optical module addressing circuit;
The XFP optical module that the command selection of B, described optical module addressing circuit reception CPU will be visited.
2. method according to claim 1 is characterized in that, the I/O mouth that described optical module addressing circuit is CPU.
3. method according to claim 1 is characterized in that, described optical module addressing circuit is a programmable logic device (PLD).
4. method according to claim 1 is characterized in that, described optical module addressing circuit is a decoding scheme.
5. method according to claim 3 is characterized in that, is provided with a control register in the described programmable logic device (PLD), and its figure place is corresponding with described a plurality of XFP optical modules to be visited.
6. method according to claim 5 is characterized in that, each in the described control register register is corresponding with the memory chip selected control system signal of XFP optical module, selects corresponding XFP optical module by the corresponding position of this register is put 0.
7. method according to claim 5 is characterized in that, described control register is changed to effectively maximum one of synchronization.
8. method according to claim 1 is characterized in that, comprises XFP optical module and Service Processing Unit on the described Optical Fiber Interface Board, and the XFP optical module is used for the light signal of service of synchronous digital system is converted to needed electric signal; Described Service Processing Unit is used for described electric signal is carried out traffic assignments and division.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNA2007101241414A CN101149722A (en) | 2007-10-22 | 2007-10-22 | Method for executing CPU access to XFP optical module |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNA2007101241414A CN101149722A (en) | 2007-10-22 | 2007-10-22 | Method for executing CPU access to XFP optical module |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101149722A true CN101149722A (en) | 2008-03-26 |
Family
ID=39250256
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA2007101241414A Pending CN101149722A (en) | 2007-10-22 | 2007-10-22 | Method for executing CPU access to XFP optical module |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101149722A (en) |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101814958A (en) * | 2010-03-16 | 2010-08-25 | 索尔思光电（成都）有限公司 | DWDM optical module capable of tuning 50GHz and 100GHz channel spacing and method thereof |
| CN102055521A (en) * | 2009-11-11 | 2011-05-11 | 中兴通讯股份有限公司 | Control method and control device for reading-writing optical module information, and optical module |
| CN102820925A (en) * | 2012-08-02 | 2012-12-12 | 成都新易盛通信技术股份有限公司 | CFP (centum form-factor pluggable) module controller |
| WO2016082182A1 (en) * | 2014-11-28 | 2016-06-02 | 华为技术有限公司 | Method for configuring memory system having optical interface and memory system |
| CN107104727A (en) * | 2014-05-16 | 2017-08-29 | 青岛海信宽带多媒体技术有限公司 | The state reporting method and device of a kind of optical line terminal optical module |
| CN107423027A (en) * | 2017-07-24 | 2017-12-01 | 杭州迪普科技股份有限公司 | A kind of information-reading method of optical module, device and system |
| CN108287796A (en) * | 2018-01-24 | 2018-07-17 | 郑州云海信息技术有限公司 | A kind of communication means of control system and programmable logic device |
| CN109446154A (en) * | 2018-10-30 | 2019-03-08 | 广州开信通讯系统有限公司 | Optical module monitoring system and method |
| CN110309085A (en) * | 2019-05-24 | 2019-10-08 | 中国工程物理研究院计算机应用研究所 | Integrated I2C interface access control device design method based on FPGA |
| CN110795373A (en) * | 2019-09-27 | 2020-02-14 | 深圳震有科技股份有限公司 | Method for converting I2C bus into parallel bus, terminal and storage medium |
-
2007
- 2007-10-22 CN CNA2007101241414A patent/CN101149722A/en active Pending
Cited By (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102055521A (en) * | 2009-11-11 | 2011-05-11 | 中兴通讯股份有限公司 | Control method and control device for reading-writing optical module information, and optical module |
| CN102055521B (en) * | 2009-11-11 | 2014-03-12 | 中兴通讯股份有限公司 | Control method and control device for reading-writing optical module information, and optical module |
| CN101814958A (en) * | 2010-03-16 | 2010-08-25 | 索尔思光电（成都）有限公司 | DWDM optical module capable of tuning 50GHz and 100GHz channel spacing and method thereof |
| CN102820925A (en) * | 2012-08-02 | 2012-12-12 | 成都新易盛通信技术股份有限公司 | CFP (centum form-factor pluggable) module controller |
| CN102820925B (en) * | 2012-08-02 | 2015-06-03 | 成都新易盛通信技术股份有限公司 | CFP (centum form-factor pluggable) module controller |
| CN107104727A (en) * | 2014-05-16 | 2017-08-29 | 青岛海信宽带多媒体技术有限公司 | The state reporting method and device of a kind of optical line terminal optical module |
| CN107104727B (en) * | 2014-05-16 | 2021-03-02 | 青岛海信宽带多媒体技术有限公司 | Method and device for reporting state of optical module of optical line terminal |
| WO2016082182A1 (en) * | 2014-11-28 | 2016-06-02 | 华为技术有限公司 | Method for configuring memory system having optical interface and memory system |
| CN107423027A (en) * | 2017-07-24 | 2017-12-01 | 杭州迪普科技股份有限公司 | A kind of information-reading method of optical module, device and system |
| CN108287796A (en) * | 2018-01-24 | 2018-07-17 | 郑州云海信息技术有限公司 | A kind of communication means of control system and programmable logic device |
| CN109446154A (en) * | 2018-10-30 | 2019-03-08 | 广州开信通讯系统有限公司 | Optical module monitoring system and method |
| CN110309085A (en) * | 2019-05-24 | 2019-10-08 | 中国工程物理研究院计算机应用研究所 | Integrated I2C interface access control device design method based on FPGA |
| CN110309085B (en) * | 2019-05-24 | 2023-05-05 | 中国工程物理研究院计算机应用研究所 | FPGA-based integrated I2C interface verification controller design method |
| CN110795373A (en) * | 2019-09-27 | 2020-02-14 | 深圳震有科技股份有限公司 | Method for converting I2C bus into parallel bus, terminal and storage medium |
| CN110795373B (en) * | 2019-09-27 | 2023-09-19 | 深圳震有科技股份有限公司 | I2C bus-to-parallel bus conversion method, terminal and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101149722A (en) | Method for executing CPU access to XFP optical module | |
| CN100357926C (en) | A system and method for equipment management | |
| US7653738B2 (en) | Network management method, program, and system | |
| CN100418074C (en) | Hierarchical and byte-configurable memory in an optical transceiver | |
| KR19990009678A (en) | Diagnosis / control system using multi-layered Ai-Si bus | |
| CN100383544C (en) | Method and apparatus for real-time monitoring level signal | |
| US7908406B2 (en) | Interface architecture for facilitating communication regardless of protocol | |
| CN104239271A (en) | Simulated image player realized by adopting FPGA (Field Programmable Gate Array) and DSP (Digital Signal Processing) | |
| JP2016004327A (en) | Transmission device | |
| CN100561595C (en) | Use the fuse data storage system of core memory | |
| CN105279130A (en) | Method for operating multiple I2C devices with same address | |
| JP4565966B2 (en) | Memory element | |
| US20060239690A1 (en) | Changing transceiver module device addresses using a single host interface | |
| CN101295283A (en) | Bus device and data transmission method thereof | |
| US9461747B2 (en) | Optical transceiver including separate signal lines in addition to an SPI bus between a processor device and a logic device | |
| CN109525472B (en) | Bus communication conversion circuit, device and system | |
| US7657680B2 (en) | Multiple bus interface control using a single controller | |
| CN108399137B (en) | I2C switching method of PON module based on CPLD | |
| US5031095A (en) | Data transmission apparatus | |
| EP1754161A1 (en) | Digital interface supporting internal and external usb transceivers | |
| CN1584790A (en) | Pick up device and method for data in plugable optical modular inner memory | |
| JP2022105928A (en) | Optical transceiver and control method for optical transceiver | |
| CN100426268C (en) | Optical module addressing device and method thereof | |
| CN100412837C (en) | Multichannel internal integrated circuit | |
| CN205608716U (en) | Multiunit optical module communication interface switching circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Open date: 20080326 |