CN101146144B - E1/T1 interface circuit and E1/T1 interface circuit device with master/slave structure - Google Patents
E1/T1 interface circuit and E1/T1 interface circuit device with master/slave structure Download PDFInfo
- Publication number
- CN101146144B CN101146144B CN2007101640518A CN200710164051A CN101146144B CN 101146144 B CN101146144 B CN 101146144B CN 2007101640518 A CN2007101640518 A CN 2007101640518A CN 200710164051 A CN200710164051 A CN 200710164051A CN 101146144 B CN101146144 B CN 101146144B
- Authority
- CN
- China
- Prior art keywords
- circuit
- isolator
- signal
- controller
- receiving
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Safety Devices In Control Systems (AREA)
Abstract
The invention provides an E1/T1 interface circuit and an E1/T1 interface circuit device with a master-slave backup structure, wherein the circuit comprises a transmitting circuit, a controller and one or a plurality of electric resistances and a transmitting isolation device; the input termination of the controller is connected with the E1/T1 signal transmitting termination of an E1/T1 transceiver chip and is connected with a primary side of the transmitting isolation device through cascading one or a plurality of electric resistances; a subordinate side of the isolation device is connected with an E1/T1 signal transmitting socket. A receiving circuit comprises a switch, one or a plurality of series electric resistances, a matching circuit and a receiving isolation device, wherein the primary side of the receiving isolation device is connected with an E1/T1 signal receiving socket; the subordinate side of the receiving isolation device is connected with a signal receiving termination of the E1/T1 transceiver chip through one or a plurality of series electric resistances; furthermore, the matching circuit is connected with the subordinate side of the receiving isolation device in parallel.
Description
Technical field
The present invention relates to the communications field, more specifically, the E1/T1 Interface circuit arrangement that relates to a kind of E1/T1 Interface circuit and have the master-slave back-up structure.
Background technology
E1/T1 Interface is the standard electric interface based on the time division multiplex equipment of PCM pulse modulation technology that G.703 ITU-T stipulates.Wherein the E1 interface adopts the PCM30/32 frame structure, and transmission rate is 2048kbits/s; The T1 interface adopts the PCM24 frame structure, and transmission rate is 1544kbits/s.
Fig. 1 is the E1/T1 Interface structure chart that adopts the master-slave back-up structure.
As shown in Figure 1, for important E1/T1 signal, such as the BITS clock information or the important service that adopt the E1/T1 Interface transmission, communication equipment often adopts the form of principal and subordinate's two-node cluster hot backup to handle.Main veneer M and the standby board S master slave relation each other of using, when the master broke down with veneer, standby board automatically switched to the main veneer of using.Main with an E1/T1 Interface on veneer M and the standby board S universal back plate connector shared back panel B.
Fig. 2 adopts the relay mode to send or receive the interface structure figure of E1/T1 according to prior art.
As shown in Figure 2, for the processing of E1/T1 Interface, can only finish with veneer by main.In primary and backup veneer E1/T1 Interface switching controls, at present method in common is to adopt the interface relay control mode to finish, and for example to be 200410007592.6 patent name be the device described in the patent of " a kind of E1/T1 Interface that adopts relay to realize backup " to the patent No..Fig. 2 shows M master and uses the E1/T1 Interface reception of veneer and S standby board or the connected mode of sending direction relay.By the control of docking port relay R 1, can realize that M master uses the switching between veneer and the S standby board E1/T1 Interface.Relay R 1 and interface transformer T1 can be placed on the general interface board, also can be placed on the backboard.
Adopt the interface relay to carry out the mode that primary and backup veneer E1/T1 Interface switches, have following two shortcomings:
The interface relay that carries out the E1/T1 Interface switching generally all adopts electromagnetic type relay, and the time of the contact folding of electromagnetic relay is longer, is generally about several milliseconds.Can cause clock information to be lost and service disconnection long switching time; And
The general volume of relay in the E1/T1 Interface circuit and transformer is bigger, does not generally allow this type of device directly to be welded on the backboard for backboard.Therefore, must use the special purpose interface plate to place relay, transformer and the socket of E1/T1 Interface circuit.Can take a groove position of backboard so again more.
Summary of the invention
In order to solve the problems of the prior art, the present invention proposes a kind of E1/T1 Interface circuit, comprise: transtation mission circuit, comprise controller, one or more resistance and send isolator, wherein, the input of controller is connected with the E1/T1 signal sending end of E1/T1 transceiving chip, and is connected with the former limit that sends isolator by the one or more resistance that are connected in series, and the secondary of isolator is connected to the E1/T1 signal and sends socket; And receiving circuit, comprise switch, one or more series resistance, match circuit and receive isolator, wherein, the former limit that receives isolator is connected to E1/T1 signal receiver socket, the secondary that receives isolator is connected to the signal receiving end of E1/T1 transceiving chip by one or more series resistances, and match circuit is connected in the secondary that receives isolator in parallel.
Wherein, controller is the high controller that blocks, and is used to receive the signal from external control circuit.Sending isolator is to send isolating transformer, and the reception isolator is to receive isolating transformer.
In addition, one or more resistance of transtation mission circuit are that the inner output resistance of return loss, E1/T1 transceiving chip according to equipment, the output variation and the circuit equivalent characteristic impedance computation of transmission isolating transformer obtain.
According to E1/T1 Interface circuit of the present invention, match circuit comprises one or more build-out resistors, and switch, wherein, build-out resistor and switch are connected in series, be connected in parallel with another build-out resistor then, the resistance of a build-out resistor and another build-out resistor equals the twice of circuit equivalent characteristic impedance.One or more series resistances of receiving circuit are used to absorb the signal reflex on the circuit.
The invention allows for a kind of E1/T1 Interface circuit arrangement with master-slave back-up structure, comprise: main with transtation mission circuit and standby transtation mission circuit, comprise controller, one or more resistance respectively and send isolator, wherein, the input of controller is connected with the E1/T1 signal sending end of E1/T1 transceiving chip, and be connected with the former limit that sends isolator by one or more resistance of being connected in series, the secondary of isolator is connected to the E1/T1 signal and sends socket; And it is main with receiving circuit and standby receiving circuit, comprise switch respectively, one or more series resistances, match circuit and reception isolator, wherein, the former limit that receives isolator is connected to E1/T1 signal receiver socket, the secondary that receives isolator is connected to the signal receiving end of E1/T1 transceiving chip by one or more series resistances, and match circuit is connected in the secondary that receives isolator in parallel, wherein, main controller with transtation mission circuit controller and standby transtation mission circuit is connected respectively to external control circuit, is used to receive the opposite signal of external control circuit.
Wherein, controller is high obstruction controller, and is conducting state when receiving high level signal, and is cut-off state when receiving low level signal.Sending isolator is to send isolating transformer, and the reception isolator is to receive isolating transformer.
According to E1/T1 Interface circuit arrangement of the present invention, match circuit comprises one or more build-out resistors, and switch, wherein, build-out resistor and switch are connected in series, be connected in parallel with another build-out resistor then, the resistance of a build-out resistor and another build-out resistor equals the twice of circuit equivalent characteristic impedance.
In addition, one or more series resistances of receiving circuit are used to absorb the signal reflex on the circuit.
Therefore, adopt E1/T1 circuit of the present invention and device, greatly shortened circuit switching time, reach circuit and switched non-interrupting service, do not lose the beneficial effect of clock information, also saved veneer space and hardware cost simultaneously, improved the reliability of system equipment.
Other features and advantages of the present invention will be set forth in the following description, and, partly from specification, become apparent, perhaps understand by implementing the present invention.Purpose of the present invention and other advantages can realize and obtain by specifically noted structure in the specification of being write, claims and accompanying drawing.
Description of drawings
Accompanying drawing is used to provide further understanding of the present invention, and constitutes the part of specification, is used from explanation the present invention with embodiments of the invention one, is not construed as limiting the invention.In the accompanying drawings:
Fig. 1 is the E1/T1 Interface structure chart that adopts the master-slave back-up structure;
Fig. 2 adopts the relay mode to send or receive the interface structure figure of E1/T1 according to prior art;
Fig. 3 is the block diagram according to E1/T1 Interface circuit of the present invention;
Fig. 4 is the block diagram that has the E1/T1 Interface circuit arrangement of master-slave back-up structure according to of the present invention;
Fig. 5 is the interface circuit figure of the non-relay E1/T1 of employing according to the present invention;
Fig. 6 is that the E1/T1 Interface circuit sends the high structure chart that blocks control circuit; And
Fig. 7 is primary and backup veneer switch cross complaint schematic diagram.
Embodiment
Below in conjunction with accompanying drawing the preferred embodiments of the present invention are described, should be appreciated that preferred embodiment described herein only is used for description and interpretation the present invention, and be not used in qualification the present invention.
Fig. 3 is the block diagram according to E1/T1 Interface circuit 300 of the present invention.
As shown in Figure 3, comprise: transtation mission circuit 302, comprise controller, one or more resistance and send isolator, wherein, the input of controller is connected with the E1/T1 signal sending end of E1/T1 transceiving chip, and be connected with the former limit that sends isolator by one or more resistance of being connected in series, the secondary of isolator is connected to the E1/T1 signal and sends socket; And receiving circuit 304, comprise switch, one or more series resistance, match circuit and receive isolator, wherein, the former limit that receives isolator is connected to E1/T1 signal receiver socket, the secondary that receives isolator is connected to the signal receiving end of E1/T1 transceiving chip by one or more series resistances, and match circuit is connected in the secondary that receives isolator in parallel.
Wherein, controller is the high controller that blocks, and is used to receive the signal from external control circuit.Sending isolator is to send isolating transformer, and the reception isolator is to receive isolating transformer.
In addition, one or more resistance of transtation mission circuit 302 are that the inner output resistance of return loss, E1/T1 transceiving chip according to equipment, the output variation and the circuit equivalent characteristic impedance computation of transmission isolating transformer obtain.
According to E1/T1 Interface circuit of the present invention, match circuit comprises one or more build-out resistors, and switch, wherein, build-out resistor and switch are connected in series, be connected in parallel with another build-out resistor then, the resistance of a build-out resistor and another build-out resistor equals the twice of circuit equivalent characteristic impedance.One or more series resistances of receiving circuit are used to absorb the signal reflex on the circuit.
Fig. 4 is the block diagram that has the E1/T1 Interface circuit arrangement 400 of master-slave back-up structure according to of the present invention.
As shown in Figure 4, comprise: main with transtation mission circuit 402A and standby transtation mission circuit 402B, comprise controller, one or more resistance respectively and send isolator, wherein, the input of controller is connected with the E1/T1 signal sending end of E1/T1 transceiving chip, and be connected with the former limit that sends isolator by one or more resistance of being connected in series, the secondary of isolator is connected to the E1/T1 signal and sends socket; And it is main with receiving circuit 404A and standby receiving circuit 404B, comprise switch respectively, one or more series resistances, match circuit and reception isolator, wherein, the former limit that receives isolator is connected to E1/T1 signal receiver socket, the secondary that receives isolator is connected to the signal receiving end of E1/T1 transceiving chip by one or more series resistances, and match circuit is connected in the secondary that receives isolator in parallel, wherein, main controller with transtation mission circuit controller and standby transtation mission circuit is connected respectively to external control circuit, is used to receive the opposite signal of external control circuit.
Wherein, controller is high obstruction controller, and is conducting state when receiving high level signal, and is cut-off state when receiving low level signal.Sending isolator is to send isolating transformer, and the reception isolator is to receive isolating transformer.
According to E1/T1 Interface circuit arrangement of the present invention, match circuit comprises one or more build-out resistors, and switch, wherein, build-out resistor and switch are connected in series, be connected in parallel with another build-out resistor then, the resistance of a build-out resistor and another build-out resistor equals the twice of circuit equivalent characteristic impedance.
In addition, one or more series resistances of receiving circuit are used to absorb the signal reflex on the circuit.
Fig. 5 is the interface circuit figure of the non-relay E1/T1 of employing according to the present invention.
As shown in Figure 5, E1/T1 Interface circuit arrangement of the present invention is made up of following two parts, comprises E1/T1 Interface transtation mission circuit (not comprising the EMC part) and E1/T1 Interface receiving circuit (not comprising the EMC part).The E1/T1 Interface circuit of main usefulness veneer and the E1/T1 Interface circuit of standby board are identical.Components and parts sign suffix A and B in the primary and backup veneer just are used for distinguishing primary and backup veneer, can ignore in the specific descriptions below.
The E1/T1 Interface transtation mission circuit blocks controller D1 by height, and series resistance R3 and R4 send three parts of isolating transformer T2 and form.Wherein, high obstruction controller D1 input links to each other with TRING with the E1/T1 signal sending end TTIP of E1/T1 Interface chip, and the primary coil tap that high obstruction controller D1 exports general two series resistance R3 and R4 and transmission isolating transformer T2 is joined.E1/T1 sends the electromagnetic coupled of signal by T2 transmission transformer, and the secondary coil tap that sends transformer from T2 sends socket P2 by the E1/T1 signal that back panel connector outputs to backboard B.
The E1/T1 Interface receiving circuit is by receiving isolating transformer T1, terminal build-out resistor R1 and R2, four part compositions of electronic switch K1 and series resistance R5 and R6.Wherein, the E1/T1 signal is linked into backboard B by the E1/T1 signal receiver socket P1 of backboard B, and the back panel connector of universal back plate B joins with the tap of reception isolating transformer T1 primary coil.The E1/T1 received signal is by receiving isolating transformer T1 electromagnetic coupled, from the secondary coil tap output of T1.With receiving transformer T1 parallel resistor R1 and R2, and the electronic switch K1 compositing terminal match circuit of connecting with R1, the E1/T1 received signal is used for terminating.Insert the signal receiving end RTIP and the RRING of E1 transceiving chip by series resistance R5 and R6 through circuit matching E 1/T1 signal.
E1/T1 receives and transtation mission circuit has only been described the reception of this circuit and send the principle part.E1/T1 Interface road EMC Design is not in the scope that this specification is discussed.
The master uses or standby board E1/T1 receives the transmission signal, and 4 holding wires are connected with transmission socket P2 with the receiver socket P1 of backboard B by back panel connector altogether.Therefore, main is relation in parallel with veneer and standby board E1/T1 signal for transmission and receiver socket, as shown in Figure 1.
E1/T1 receives and sends signal can be balance mode; also can be non-balance mode, Fig. 5 be the schematic diagram of non-balance mode, no matter adopt the working method of the sort of transmission and reception; its E1/T1 sends identical with the basic principle of receiving circuit, all in the protection range of this patent.
Fig. 6 is that the E1/T1 Interface circuit sends the high structure chart that blocks control circuit.
Fig. 7 is primary and backup veneer switch cross complaint schematic diagram.
Below in conjunction with Fig. 5, Fig. 6 and Fig. 7 describe in detail the present invention further.
Fig. 5 has described the E1/T1 Interface transtation mission circuit structure of master-slave back-up structure in detail.Because primary and backup veneer needs a shared E1 transmission interface, therefore at the transmitting terminal of the E1/T1 transceiving chip high obstruction controller D1 that connected, the Enable Pin of this controller is by principal and subordinate's signal controlling, and this principal and subordinate's signal is drawn from the veneer control circuit, as shown in Figure 6.High level is main usefulness, opens the high controller D1 that blocks, and low level is standby, closes the corresponding high controller D1 that blocks, and this moment, the E1 transmission interface was a high impedance status.When primary and backup veneer existed simultaneously, it was main usefulness that a veneer can only be arranged at any time, therefore just can guarantee to have only the master just to export the E1/T1 signal with veneer, and the E1/T1 output signal of standby board was forbidden by high resistant.
The transmission interface transformer T2 of E1/T1 Interface transtation mission circuit is used for the E1 transmission signal of veneer output is carried out electrical isolation and ratio amplification.And the resistance R 3 and the R4 of the series connection of transmission interface transformer T2 primary coil are used for the circuit of E1/T1 transmitting terminal is carried out impedance matching, guarantee that transmitting apparatus is minimum to the emission of the E1 passage between the receiving equipment, thereby improve the return loss of equipment.The value of R3 and R4 can calculate according to the inner output resistance Rin of return loss RL, E1 transceiving chip of equipment, the output no-load voltage ratio N and the circuit equivalent characteristic impedance Z 0 of transmission interface transformer, just repeats no more here.
Because primary and backup veneer needs a shared E1 receiving interface, so adopt main mode with veneer and standby board parallel receive on circuit design, main and standby boards is received signal simultaneously, but has only the master just the E1/T1 signal to be handled with veneer.
Receiving circuit receiving interface transformer T1 is used for the E1 signal that veneer receives is carried out electrical isolation, and the parallel connection of secondary windings resistance R 1 of interface transformer T1 and R2 play the terminal matching effect in circuit receives.The resistance of R1 and R1 resistance equals circuit equivalent characteristic impedance Z
0Twice.And the electronic switch K1 of R1 resistance series connection then plays the effect of control circuit impedance matching.When main with or standby board when having only a veneer to exist, also promptly have only and lead when existing, the electronic switch K1 closure on the veneer with veneer.Build-out resistor behind the R1 R2 in parallel equals equivalent characteristic impedance Z 0, if the no-load voltage ratio of receiving interface transformer is 1: 1.When primary and backup veneer existed simultaneously, the K1A and the K1B of primary and backup veneer opened simultaneously, and this moment, the build-out resistor of primary and backup veneer receiving circuit was the twice of characteristic impedance Z 0.Because primary and backup veneer E1/T1 circuit adopts parallel way, therefore see that from receiving terminal socket P1 equivalent resistance in the past still is characteristic impedance Z 0.As shown in Figure 7, main with the plate on the throne signal controlling of (standby) veneer electronic switch K1 by standby (main using) veneer.When plate signal on the throne was effective, promptly main simultaneously on the throne with veneer and standby board, then K1 opened when standby board each other (main with or standby board), otherwise K1 closes.
Because when the master existed simultaneously with veneer and standby board, E1/T1 Interface was a parallel way, the E1 signal will enter primary and backup line scan pickup coil side simultaneously.For guaranteeing to receive effectively, reduce line reflection, at E1/T1 receiving circuit chip side connected resistance R 5 and R6, absorb signal reflex on the circuit by these two resistance.Because the input impedance of E1 transceiving chip is generally bigger, the therefore resistance that does not influence the equivalent matched resistance of receiving lines at two resistance R 5 and the R6 of chip side series connection, but playing a key effect to the absorption signal emission.
Main improvement of the present invention be primary and backup veneer E1/T1 Interface circuit between switching controls abandoned the relay mode, transmitting terminal adopts and blocks the primary and backup veneer output of unit controls, receiving terminal adopts the active and standby mode that receives the E1/T1 signal simultaneously, simultaneously by coupling control to E1/T1 reception and transtation mission circuit, effectively reduce the signal emission, guarantee that E1/T1 sends and received signal quality.
In sum, in a circuit according to the invention and the device, taked the technology of non-relay, greatly shortened circuit switching time, reach circuit and switched non-interrupting service, do not lose the beneficial effect of clock information, also saved veneer space and hardware cost simultaneously, improved the reliability of system equipment.
Be the preferred embodiments of the present invention only below, be not limited to the present invention, for a person skilled in the art, the present invention can have various changes and variation.Within the spirit and principles in the present invention all, any modification of being done, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (8)
1. an E1/T1 Interface circuit is characterized in that, comprising:
Transtation mission circuit, comprise controller, one or more resistance and send isolator, wherein, the input of described controller is connected with the E1/T1 signal sending end of E1/T1 transceiving chip, and be connected with the former limit of described transmission isolator by the described one or more resistance that are connected in series, the secondary of described transmission isolator is connected to the E1/T1 signal and sends socket; And
Receiving circuit, comprise one or more series resistances, match circuit and receive isolator, wherein, the former limit of described reception isolator is connected to E1/T1 signal receiver socket, the secondary of described reception isolator is connected to the signal receiving end of described E1/T1 transceiving chip by described one or more series resistances, and described match circuit is connected in the secondary of described reception isolator in parallel.
2. E1/T1 Interface circuit according to claim 1 is characterized in that, described controller is the high controller that blocks, and is used to receive the signal from external control circuit.
3. E1/T1 Interface circuit according to claim 1 and 2 is characterized in that, described transmission isolator is to send isolating transformer, and described reception isolator is to receive isolating transformer.
4. E1/T1 Interface circuit according to claim 3, it is characterized in that one or more resistance of described transtation mission circuit are that the inner output resistance of return loss, E1/T1 transceiving chip according to equipment, the output variation and the circuit equivalent characteristic impedance computation of transmission isolating transformer obtain.
5. E1/T1 Interface circuit according to claim 4, it is characterized in that, described match circuit comprises one or more build-out resistors, and switch, wherein, a build-out resistor and described switch are connected in series, and are connected in parallel with another build-out resistor then, and the resistance of a described build-out resistor and described another build-out resistor equals the twice of circuit equivalent characteristic impedance.
6. E1/T1 Interface circuit according to claim 5 is characterized in that, one or more series resistances of described receiving circuit are used to absorb the signal reflex on the circuit.
7. the E1/T1 Interface circuit arrangement with master-slave back-up structure is characterized in that, comprising:
Main with transtation mission circuit and standby transtation mission circuit, comprise controller, one or more resistance respectively and send isolator, wherein, the input of described controller is connected with the E1/T1 signal sending end of E1/T1 transceiving chip, and be connected with the former limit of described transmission isolator by the described one or more resistance that are connected in series, the secondary of described transmission isolator is connected to the E1/T1 signal and sends socket; And
Main with receiving circuit and standby receiving circuit, comprise one or more series resistances, match circuit respectively and receive isolator, wherein, the former limit of described reception isolator is connected to E1/T1 signal receiver socket, the secondary of described reception isolator is connected to the signal receiving end of described E1/T1 transceiving chip by described one or more series resistances, and described match circuit is connected in the secondary of described reception isolator in parallel
Wherein, described main controller with transtation mission circuit controller and described standby transtation mission circuit is connected respectively to external control circuit, is used to receive the opposite signal of described external control circuit.
8. E1/T1 Interface circuit arrangement according to claim 7 is characterized in that, described controller is high obstruction controller, and is conducting state when receiving high level signal, and is cut-off state when receiving low level signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007101640518A CN101146144B (en) | 2007-10-11 | 2007-10-11 | E1/T1 interface circuit and E1/T1 interface circuit device with master/slave structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007101640518A CN101146144B (en) | 2007-10-11 | 2007-10-11 | E1/T1 interface circuit and E1/T1 interface circuit device with master/slave structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101146144A CN101146144A (en) | 2008-03-19 |
| CN101146144B true CN101146144B (en) | 2010-06-23 |
Family
ID=39208421
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2007101640518A Expired - Fee Related CN101146144B (en) | 2007-10-11 | 2007-10-11 | E1/T1 interface circuit and E1/T1 interface circuit device with master/slave structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101146144B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102005932A (en) * | 2010-11-04 | 2011-04-06 | 中兴通讯股份有限公司 | Processing board, interface board, signal processing device and signal processing method |
| CN102006028B (en) * | 2010-11-15 | 2014-07-02 | 中兴通讯股份有限公司 | Impedance matching method and circuit |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1661937A (en) * | 2004-02-25 | 2005-08-31 | 华为技术有限公司 | E1/T1 interface for implementing backup through using relay |
| CN1996772A (en) * | 2006-07-21 | 2007-07-11 | 华为技术有限公司 | A device and method for the E1/T1 interface backup |
-
2007
- 2007-10-11 CN CN2007101640518A patent/CN101146144B/en not_active Expired - Fee Related
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1661937A (en) * | 2004-02-25 | 2005-08-31 | 华为技术有限公司 | E1/T1 interface for implementing backup through using relay |
| CN1996772A (en) * | 2006-07-21 | 2007-07-11 | 华为技术有限公司 | A device and method for the E1/T1 interface backup |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101146144A (en) | 2008-03-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| RU2006128573A (en) | HIGH RELIABILITY ANALOGUE INTERFACE FOR THE NETWORK COMMUNICATION OPERATING ON RAILWAY TRANSPORT | |
| CN1897558B (en) | Cross-connected cable interconnection | |
| CN111427824B (en) | Serial port communication circuit | |
| CN111711552B (en) | Terminal resistor access circuit, servo driver and control system | |
| CN1731788B (en) | Communication equipment interface and interface converter using the interface | |
| CN101146144B (en) | E1/T1 interface circuit and E1/T1 interface circuit device with master/slave structure | |
| US6328480B1 (en) | Connectors for providing fibre optic connection to Ethernet devices having twisted-pair connections | |
| CN203166928U (en) | Two-way optical transmit-receive one-piece module based on SFP encapsulation | |
| CN112583401B (en) | Isolated single-wire bidirectional transmission circuit based on digital isolator | |
| CN202795352U (en) | Wiring method for recommend standard (RS) 232 interface and RS 485 interface | |
| CN214311733U (en) | RS485 circuit capable of automatically controlling receiving and transmitting | |
| CN108737673A (en) | Network telephone equipment, external connection card and communication method of network telephone equipment | |
| CN103118143A (en) | Multiplex circuit of serial interface and Ethernet interface | |
| CN218587174U (en) | Communication isolation circuit and switching power supply | |
| CN201623714U (en) | Two-way communication circuit | |
| CN216697257U (en) | Single-wire asynchronous serial communication circuit realized by photoelectric coupler | |
| CN217741715U (en) | Single-wire half-duplex UART circuit | |
| CN101183883A (en) | E1/T1 interface of implementing backup using analog switch | |
| CN215186780U (en) | Full-duplex communication device and electrical system | |
| CN113849437B (en) | Communication interface device | |
| CN221042829U (en) | Isolation circuit and integrated circuit | |
| CN214256310U (en) | Signal relay circuit | |
| US7218892B2 (en) | Passive repeater/terminator | |
| CN201388284Y (en) | Wireless communication board applied to dual-network communication device | |
| CN220605161U (en) | Multi-purpose POE power supply adapter circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: WUXI POWER SUPPLY CO., LTD, JIANGSU ELECTRIC POWER Free format text: FORMER OWNER: ZTE CORPORATION Effective date: 20141210 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 518057 SHENZHEN, GUANGDONG PROVINCE TO: 214061 WUXI, JIANGSU PROVINCE |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20141210 Address after: 214061 Jiangsu province Binhu District of Wuxi City Liangxi Road No. 12 Patentee after: Wuxi Power Supply Co., Ltd, Jiangsu Electric Power Co. Address before: 518057 Nanshan District science and Technology Industrial Park, Guangdong high tech Industrial Park, ZTE building Patentee before: ZTE Corporation |
|
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100623 Termination date: 20171011 |