CN101107782B - 用于解码纠错码的方法 - Google Patents

用于解码纠错码的方法 Download PDF

Info

Publication number
CN101107782B
CN101107782B CN2006800014224A CN200680001422A CN101107782B CN 101107782 B CN101107782 B CN 101107782B CN 2006800014224 A CN2006800014224 A CN 2006800014224A CN 200680001422 A CN200680001422 A CN 200680001422A CN 101107782 B CN101107782 B CN 101107782B
Authority
CN
China
Prior art keywords
decoding
normalization
processor
sign indicating
indicating number
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2006800014224A
Other languages
English (en)
Other versions
CN101107782A (zh
Inventor
张军坦
顾大庆
张锦云
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of CN101107782A publication Critical patent/CN101107782A/zh
Application granted granted Critical
Publication of CN101107782B publication Critical patent/CN101107782B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65Purpose and implementation aspects
    • H03M13/6577Representation or format of variables, register sizes or word-lengths and quantization
    • H03M13/658Scaling by multiplication or division
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105Decoding
    • H03M13/1111Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
    • H03M13/1117Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms using approximations for check node processing, e.g. an outgoing message is depending on the signs and the minimum over the magnitudes of all incoming messages according to the min-sum rule
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105Decoding
    • H03M13/1111Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
    • H03M13/1117Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms using approximations for check node processing, e.g. an outgoing message is depending on the signs and the minimum over the magnitudes of all incoming messages according to the min-sum rule
    • H03M13/112Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms using approximations for check node processing, e.g. an outgoing message is depending on the signs and the minimum over the magnitudes of all incoming messages according to the min-sum rule with correction functions for the min-sum rule, e.g. using an offset or a scaling factor
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1191Codes on graphs other than LDPC codes
    • H03M13/1194Repeat-accumulate [RA] codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1191Codes on graphs other than LDPC codes
    • H03M13/1194Repeat-accumulate [RA] codes
    • H03M13/1197Irregular repeat-accumulate [IRA] codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65Purpose and implementation aspects
    • H03M13/6577Representation or format of variables, register sizes or word-lengths and quantization
    • H03M13/6583Normalization other than scaling, e.g. by subtraction

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)

Abstract

本发明涉及用于解码纠错码的方法,用于解码纠错码,诸如LDPC码和重复累积码的方法归一化通过位节点处理器生成的消息,以及归一化由校验节点处理器生成的消息。当与传统的最小和和归一化的最小和解码方法相比,该解码具有显著大的改进的性能。同时,2D归一化的最小和解码在瀑布和差错平台区中,具有比BP解码方法类似和最佳性能。此外,2D归一化的最小和解码方法要求比传统的BP解码更少的计算复杂度。2D归一化的最小和解码也能扩展到2D偏移最小和解码。

Description

用于解码纠错码的方法
技术领域
本发明通常涉及解码纠错码(ECC),以及更具体地说,涉及用于LDPC码和重复累积码的归一化的最小和解码器。
背景技术
高效和可靠数据存储和通信要求用于纠错码的实用编码和解码方法。已知具有置信度传播(BP)解码的低密度奇偶校验(LDPC)码提供接近香农(Shannon)极限的性能。特别地,对许多应用,各种不规则LDPC码是最佳之一。对各种通信和存储标准,诸如DVB/DAB、无线ADSL、IEEE802.11n以及IEEE802.16,已经接受或考虑各种不规则LDPC码。然而,已知不规则LDPC解码器的性能决不是最理想的。
尽管用于这些LDPC码的BP解码提供良好性能,但对硬件实现来说太复杂。能通过具有简单最低操作的校验节点处理器,简化BP解码,产生最小和解码方法。尽管最小和解码方法实现起来来复杂,但与BP解码相比,降低性能。通过在校验节点处理器的线性后归一化,能改进最小和解码方法,其称为归一化的最小化解码方法。不必说,在归一化的最小和解码方法和BP解码之间,特别是对解码不规则LDPC码,仍然存在大的差距。
LDPC码
首先在1960年,由Gallager描述了LDPC码。LDPC码性能显著地接近香农极限。通过(N-K)行和N列的奇偶校验矩阵H,定义具有码长度N和维数K的二进制(N,K)LDPC码。矩阵H的大多数项为0,以及仅少数项为1,因此,矩阵H稀疏。矩阵H的每一行表示校验和,以及每一列表示变量,例如位或符号。由Gallager描述的LDPC码是规则的,即,奇偶校验矩阵H具有恒定加权行和列。
在1993年,示出了类似的迭代方法来非常好地执行称为“Turbo-码”的码的新类。Turbo-码的成功是部分地造成对LDPC码和迭代解码方法大大地重建兴趣的原因。已经有相当大量的最近工作来提高用于Turbo-码和LDPC码,以及其他相关码,诸如“Turbo产品码”和“重复累积码”的迭代解码方法的性能。例如,在2003年8月,IEEECommunications Magazine的特刊专用于该工作。作为概述,参见C.Berrou,“The Ten-Year-Old Turbo Codes are entering intoService,”IEEE Communications Magazine,Vol.41,pp.110-117,2003年8月,以及T.Richardson和R.Urbanke,“The Renaissance ofGallager’s Low-Density Parity Check Codes”,IEEE CommunicationsMagazine,Vol.41,126-131,2003年8月。
能将规则LDPC码扩展到不规则LDPC码,其中,行和列的加权改变。通过分别定义变量和校验节点度分布的度分布多项式v(x)和c(x),指定不规则LDPC码。更具体地说,令
v ( x ) = Σ j = 1 d v max v j x j - 1 - - - ( 1 )
c ( x ) = Σ j = 1 d c max c j x j - 1 - - - ( 2 )
其中,变量dvmax和dcmax分别是最大可变节点度和最大校验节点度,以及vj(cj)表示从可变(校验)节点度j发出的边缘的一部分。已经理论和经验上表明通过适当选择度分布,不规则LDPC码优于规则LDPC码。
通过硬判决、软判决和混合判决方法,能解码规则和不规则LDPC码。最佳软判决解码是BP,其提供LDPC码的最佳误码性能。
BP解码
如图1所示,用于传统的BP解码,校验节点处理器110和位节点处理器120逐次地操作,同时基于置信度传播原则,向彼此传递可靠消息,而Uch130是来自信道的对数似然比。BP解码器的实际实现的主要难度产生于校验处理器,其中,“双曲正切”函数要求非常高的计算复杂度。
用N(m)表示参与校验m的位集,以及用M(n)表示位n参与其中的校验集。还将N(m)\n表示为具有除位n外的集合N(m),以及M(n)\m表示为具有除校验m外的集合M(n)。
定义与第i迭代有关的下述符号:
Uch,n:由信道输出产生的位n的对数似然比(LLR),
Umn (i):从校验m发送到位节点n的位n的LLR,
Vmn (i):从位节点n发送到校验节点m的位n的LLR,以及
Vn (i):每一迭代计算的位n的后验LLR。
传统的BP解码方法包括下述步骤:
初始化
设置i=1以及迭代的最大数为Imax。对每一m和n,设置
Figure DEST_PATH_GSB00000095886900031
步骤1
水平步骤,对1≤n≤N以及每一m∈M(n),处理:
U mn ( i ) = log 1 + Π n ′ ∈ N ( m ) \ n tanh ( V mn ′ ( i - 1 ) / 2 ) 1 - Π n ′ ∈ N ( m ) \ n tanh ( V mn ′ ( i - 1 ) / 2 ) - - - ( 3 )
垂直步骤,对1≤n≤N以及每一m∈M(n),处理:
V mn ( i ) = U ch , n + Σ m ′ ∈ M ( n ) \ m U m ′ n ( i ) - - - ( 4 )
V n ( i ) = U ch , n + Σ m ∈ M ( n ) U m n ( i ) - - - ( 5 )
步骤2
硬判决和终止标准测试。产生
Figure DEST_PATH_GSB00000095886900035
以便对
Figure DEST_PATH_GSB00000095886900037
否则,
Figure DEST_PATH_GSB00000095886900038
如果或达到迭代的最大数,那么将
Figure DEST_PATH_GSB000000958869000310
输出为解码代码字并终止解码迭代,否则,设置i=i+1,以及进入步骤1。
步骤3
Figure DEST_PATH_GSB000000958869000311
输出为解码代码字。
最小和解码
如图2所示,传统的最小和解码通过将双曲正切函数的积近似为最小和操作,简化校验节点处理器210中的传统的BP解码。最小和的校验节点中的更新规则修改如下:
U ( i ) nm = Π n ′ ∈ N ( m ) \ n sgn ( V nm ′ ( i - 1 ) ) × min n ′ ∈ N ( m ) \ n | V mn ′ ( i - 1 ) | - - - ( 6 )
最小和解码在硬件中是可能的,因为仅需要比较和加法操作。不过,传统的最小和解码已降低性能。
传统的归一化的最小和解码
如图3所示,传统的归一化最小和解码通过归一化310由校验节点处理器210生成的消息,提高最小和解码,其中‘A’310表示归一化系数。归一化的最小和解码的校验节点中的更新法则如下:
U ( i ) nm = A Π n ′ ∈ N ( m ) \ n sgn ( V nm ′ ( i - 1 ) ) × min n ′ ∈ N ( m ) \ n | V mn ′ ( i - 1 ) | - - - ( 7 )
当解码规则LDPC码时,归一化的最小和解码方法接近传统的BP操作。不过,为解码对许多应用优选的不规则LDPC码,传统的归一化的最小和解码的性能和BP的性能之间的差距大。
因此,期望改进用于所有LDPC码的归一化的最小和解码方法。
发明内容
为此,本发明提供一种用于解码纠错码的方法,包括:归一化由位节点处理器产生的消息;以及归一化由校验节点处理器产生的消息,其中,用于位节点处理器的归一化因数由不同位节点的度而定,以及用于校验节点处理器和位节点处理器的归一化因数由解码迭代的次数而定。并且,本发明的上述方法进一步包括用偏移操作代替归一化,其中,通过偏移操作处理由校验节点处理器和位节点处理器生成的消息。
在2D归一化最小和解码方法中,归一化由校验节点生成的消息和由最小和解码中的位节点生成的消息。当与传统的最小和和归一化最小和解码方法相比,该解码显著地提高性能。
同时,在瀑布和误码平台区中,2D归一化最小和解码具有比BP解码方法类似和更好的性能。
此外,2D归一化最小和解码方法要求比传统的BP解码更少的计算复杂度。2D归一化最小和解码也能扩展到2D偏差最小和解码。
附图说明
图1是LDPC码的传统的BP解码器的框图:
图2是LDPC码的传统最小和解码器的框图;
图3是LDPC码的传统归一化的最小和解码器的框图;
图4是根据本发明的一个实施例的纠错码的2D归一化的最小和解码器的框图;以及
图5是比较解码方法的误字率(WER)的图。
具体实施方式
在我们发明的一个实施例中,提供用于纠错码,诸如规则和不规则LDPC码及规则和不规则重复累积码的2D归一化的最小和解码器。
在传统的归一化最小和解码中,通过归一化操作,后处理由校验处理器生成的置信度消息。然后,通过位节点处理器,对这些标准置信度消息起作用,其与传统的BP解码方法相同。
对不规则LDPC码,位度不是恒定的。因此,由具有不同加权的位产生的置信度消息的概率分布不同。校验节点处理器同样地处理具有不同度的这些消息是不合理的。
因此,在本发明的一个实施例中,也归一化由位节点处理器生成的消息。另外,使用可变归一化因数,主要由位节点的不同加权而定。因为存在两个归一化操作,调用我们的方法2D归一化最小和解码。
另一考虑是使用变化归一化因数,是指位和校验节点的归一化因数能在不同解码迭代期间改变。例如,用于校验节点处理器的归一化因数由第一预定多次解码迭代(例如10)而定,而归一化因数在剩余解码迭代期间是恒定的。另外,或者可替换地,用于位节点处理器的归一化因数由预定多次第一解码迭代(例如10)而定,而归一化因数在剩余解码迭代期间是恒定的。
总的来说,提供改进传统的最小和和归一化的最小和解码的性能的下述过程:
归一化由校验节点处理器生成的消息,归一化由位节点处理器生成的消息。用于位处理器的归一化因数由不同位节点的加权而定,以及校验和位节点处理器的归一因数由解码迭代的次数而定。
图4表示根据本发明的一个实施例的纠错码的2D归一化的最小和解码器。假定H为定义LDPC码的奇偶校验矩阵。用N(m)表示参与校验m的位集,将位n参与其中的校验集表示为M(n)。将N(m)\n表示为具有除位n外的集合N(m),以及将M(n)\m表示为具有排除校验m外的集合M(n)。令Uch,n430为位n的对数似然比(LLR),其由信道输出导出。令
Figure S06801422420070614D000061
为位n的LLR,在第i次解码迭代时,其由校验节点m发送到位节点n。令
Figure S06801422420070614D000062
为位n的LLR,其由位节点n发送到校验节点m。
将2D归一化的最小和解码中的归一化的校验节点处理器执行如下:
U mn ( i ) = A dc ( m ) ( i ) Π n ′ ∈ N ( m ) \ n sgn ( V mn ′ ( i - 1 ) ) min n ′ ∈ N ( m ) \ n | V mn ′ ( i - 1 ) | - - - ( 8 )
其中,dc(m)表示校验节点m的度,以及
Figure S06801422420070614D000064
440表示迭代i时,校验节点m的归一化因数。
2D归一化的最小和解码的归一化的位节点处理器执行如下:
V mn ( i ) = U ch , n + B ch . ( n ) ( i ) Σ m ′ ∈ M ( n ) \ m U m ′ n ( i ) - - - ( 9 )
其中,dv(n)表示位节点n的度,以及
Figure S06801422420070614D000066
450表示迭代i时,位节点n的归一化因数。
2D归一化的最小和解码的步骤1包括下述子步骤:
水平步骤,对1≤n≤N以及每一m∈M(n),处理
U mn ( i ) = A dc ( m ) ( i ) Π n ′ ∈ N ( m ) \ n sgn ( V mn ′ ( i - 1 ) ) min n ′ ∈ N ( M ) \ n | V mn ′ ( i - 1 ) | - - - ( 10 )
垂直步骤,对1≤n≤N以及每一m∈M(n),处理
V mn ( i ) = U ch , n + B dv ( n ) ( i ) Σ m ′ ∈ M ( n ) \ m U m ′ n ( I ) - - - ( 11 )
以及
V n ( i ) = U ch , n + B dv ( n ) ( i ) Σ m ∈ M ( n ) U mn ( i ) - - - ( 12 )
因为存在两个归一化操作,一个在水平步骤中,以及另一个在垂直步骤中,调用我们的方法2D归一化最小和解码。
步骤2和步骤3与在传统的归一化的最小和解码中的相同,即,用于传统BP解码的步骤2和步骤3。
能将用于不规则LDPC码的2D归一化的最小和解码扩展到2D偏移最小和解码。在偏移最小和解码中,置信度消息具有等于或大于偏移参数x的绝对值。在这种情况下,这些消息的大小减小x,否则,将置信度消息设置成零。
使用偏移操作的主要原因是降低解码迭代间的关联,抑制差错传播。关于传统的偏移最小和解码,通过偏移操作,仅重新处理从校验节点发送的消息。不过,在2D偏移最小和解码中,通过偏移操作,重新处理由校验和位节点生成的消息。
2D偏移最小和解码的步骤1描述如下。
水平步骤,对1≤n≤N以及每一m∈M(n),处理
U mn ( i ) = Π n ′ ∈ N ( m ) \ n sgn ( V mn ′ ( i - 1 ) ) max ( min n ′ ∈ N ( m ) \ n | V mn ′ ( i - 1 ) | - A dc ( m ) ( i ) , O ) - - - ( 13 )
垂直步骤,对1≤n≤N以及每一m∈M(n),处理
V mn ( i ) = U ch , n + sgn ( Σ m ′ ∈ M ( n ) \ m U m ′ n ( i ) ) max ( | Σ m ′ ∈ M ( n ) \ m U m ′ n ( i ) | - B dv ( n ) ( i ) , O ) - - - ( 14 )
以及
V n ( i ) = U ch , n + sgn ( Σ m ∈ M ( n ) U mn ( i ) ) max - ( | Σ m ∈ M ( n ) U mn ( i ) | - B dv ( n ) ( i ) , O ) - - - ( 15 )
步骤2和步骤3与上述相同。
2D偏移最小和解码偏移与上述2D归一化的最小和解码类似的性能增益。
应注意到在本发明的其他实施例中,该方法应用规则和不规则重复累积码。
发明效果
2D归一化的最小和解码器的分析表示比现有技术解码器更好性能、更低复杂度和解码速度折衷。
为通过Imax=200解码(16200,7200)不规则LDPC码,图5比较用于传统BP解码501、2D归一化的最小和解码502、传统归一化的最小和解码503和最小和解码504的误字率。2D归一化的最小和解码方法将可比性能提供为BP解码,有趣地,在高SNR区中,具有比BP解码更低的误码平台。
尽管通过优选实施例,描述了本发明,但将理解到在本发明的精神和范围内,将进行各种其他自适应和改进。因此,附加权利要求的目的是覆盖落在本发明的精神和范围内的所有这些变形和改进。

Claims (13)

1.一种用于解码纠错码的方法,包括:
归一化由位节点处理器产生的消息;以及
归一化由校验节点处理器产生的消息,
其中,用于位节点处理器的归一化因数由不同位节点的度而定,以及用于校验节点处理器和位节点处理器的归一化因数由解码迭代的次数而定。
2.如权利要求1所述的方法,其中,纠错码是LDPC码。
3.如权利要求2所述的方法,其中,LDPC码是规则的。
4.如权利要求2所述的方法,其中,LDPC码是不规则的。
5.如权利要求1所述的方法,其中,纠错码是规则的重复累积码。
6.如权利要求1所述的方法,其中,纠错码是不规则的重复累积码。
7.如权利要求1所述的方法,其中,用于位节点处理器的归一化因数仅归一化由校验节点处理器生成的消息。
8.如权利要求1所述的方法,其中,用于校验节点处理器的归一化因数由预定的解码迭代次数而定,而归一化因数在剩余解码迭代期间是恒定的。
9.如权利要求1所述的方法,其中,用于校验节点处理器的归一化因数仅归一化来自位节点处理器的消息。
10.如权利要求1所述的方法,其中,用于位节点处理器的归一化因数由预定的解码迭代次数而定,而归一化因数在剩余解码迭代期间是恒定的。
11.如权利要求1所述的方法,其中,用于位节点处理器的归一化因数在所有解码迭代期间是恒定的。
12.如权利要求1所述的方法,进一步包括:
用偏移操作代替归一化,其中,通过偏移操作处理由校验节点处理器和位节点处理器生成的消息。
13.如权利要求12所述的方法,其中,绝对值等于或大于偏移参数x的置信度消息具有减少x的大小,否则,置信度消息设置成零。
CN2006800014224A 2005-05-20 2006-04-27 用于解码纠错码的方法 Expired - Fee Related CN101107782B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/134,545 US7562279B2 (en) 2005-05-20 2005-05-20 2D-normalized min-sum decoding for ECC codes
US11/134,545 2005-05-20
PCT/JP2006/309209 WO2006123543A1 (en) 2005-05-20 2006-04-27 Normalized belief propagation decoding

Publications (2)

Publication Number Publication Date
CN101107782A CN101107782A (zh) 2008-01-16
CN101107782B true CN101107782B (zh) 2010-08-25

Family

ID=36602595

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2006800014224A Expired - Fee Related CN101107782B (zh) 2005-05-20 2006-04-27 用于解码纠错码的方法

Country Status (5)

Country Link
US (1) US7562279B2 (zh)
EP (1) EP1884023B1 (zh)
JP (1) JP5138221B2 (zh)
CN (1) CN101107782B (zh)
WO (1) WO2006123543A1 (zh)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101233693B (zh) * 2005-05-13 2012-11-14 日本电气株式会社 利用ldpc编码的编码器和解码器
US7797613B1 (en) * 2006-02-22 2010-09-14 Aquantia Corporation Digital implementation of an enhanced minsum algorithm for error correction in data communications
US20080109698A1 (en) * 2006-07-25 2008-05-08 Legend Silicon Hybrid min-sum decoding apparatus with low bit resolution for ldpc code
US20110173509A1 (en) * 2006-09-18 2011-07-14 Availink, Inc. Bit mapping scheme for an ldpc coded 16apsk system
WO2008034289A1 (en) * 2006-09-18 2008-03-27 Juntan Zhang Bit mapping scheme for an ldpc coded 32apsk system
FR2912574B1 (fr) * 2007-02-13 2010-09-17 Commissariat Energie Atomique Procede de decodage a passage de messages et a convergence forcee.
US8151171B2 (en) * 2007-05-07 2012-04-03 Broadcom Corporation Operational parameter adaptable LDPC (low density parity check) decoder
KR101492595B1 (ko) * 2007-05-21 2015-02-11 라모트 앳 텔-아비브 유니버시티 리미티드 메모리 효율적인 ldpc 디코딩
CN101453220B (zh) * 2007-12-03 2012-02-01 华为技术有限公司 用于重复累积码编码的交织方法和编码方法及相应设备
US8156409B2 (en) * 2008-02-29 2012-04-10 Seagate Technology Llc Selectively applied hybrid min-sum approximation for constraint node updates of LDPC decoders
US8370711B2 (en) 2008-06-23 2013-02-05 Ramot At Tel Aviv University Ltd. Interruption criteria for block decoding
CN101803205B (zh) * 2008-08-15 2013-12-18 Lsi公司 近码字的ram列表解码
JP5489552B2 (ja) 2009-06-19 2014-05-14 三菱電機株式会社 復号方法及び復号装置
JP5365601B2 (ja) * 2010-09-30 2013-12-11 株式会社Jvcケンウッド 復号装置および復号方法
CN102412843B (zh) * 2011-07-28 2013-06-19 清华大学 自适应的归一化最小和ldpc译码方法及译码器
JP2013070133A (ja) * 2011-09-21 2013-04-18 Jvc Kenwood Corp 復号装置および復号方法
JP5631846B2 (ja) * 2011-11-01 2014-11-26 株式会社東芝 半導体メモリ装置および復号方法
KR101926608B1 (ko) 2012-08-27 2018-12-07 삼성전자 주식회사 경 판정 디코딩 방법 및 이를 이용한 저밀도 패리티 체크 디코더
US20140313610A1 (en) * 2013-04-22 2014-10-23 Lsi Corporation Systems and Methods Selective Complexity Data Decoding
CN103607208A (zh) * 2013-11-25 2014-02-26 上海数字电视国家工程研究中心有限公司 基于归一化修正因子序列的ldpc最小和译码方法
EP2892157A1 (en) * 2014-01-02 2015-07-08 Alcatel Lucent Offset Min-Sum decoding of LDPC codes
US10263640B2 (en) * 2017-04-04 2019-04-16 Seagate Technology Llc Low density parity check (LDPC) decoder with pre-saturation compensation
US10171110B1 (en) 2017-07-03 2019-01-01 Seagate Technology Llc Sequential power transitioning of multiple data decoders
CN107968657B (zh) * 2017-11-28 2021-05-18 东南大学 一种适用于低密度奇偶校验码的混合译码方法
US10892777B2 (en) 2019-02-06 2021-01-12 Seagate Technology Llc Fast error recovery with error correction code (ECC) syndrome weight assist

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030229843A1 (en) * 2002-06-11 2003-12-11 Nam-Yul Yu Forward error correction apparatus and method in a high-speed data transmission system

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040101743A (ko) * 2003-05-26 2004-12-03 삼성전자주식회사 통신 시스템에서 저밀도 패리티 검사 코드의 복호 장치 및방법
US7418468B2 (en) * 2004-02-13 2008-08-26 University Of Alberta Low-voltage CMOS circuits for analog decoders
EP1819056B1 (en) * 2004-12-02 2013-07-17 Mitsubishi Electric Corporation Decoding device and communication device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030229843A1 (en) * 2002-06-11 2003-12-11 Nam-Yul Yu Forward error correction apparatus and method in a high-speed data transmission system

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
FRANK R KSCHISCHANG ET AL.Factor Graphs and the Sum-Product Algorithm.IEEE TRANSACTIONS ON INFORMATION THEORY47 2.2001,47(2),第509页左栏第3段.
FRANK R KSCHISCHANG ET AL.Factor Graphs and the Sum-Product Algorithm.IEEE TRANSACTIONS ON INFORMATION THEORY47 2.2001,47(2),第509页左栏第3段. *
NHAN NHUYEN ET AL.A 0.8V CMOS analog decoder for an (8,4,4) extendedHamming code.PROC. , IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS ' 04, VANCOUVER , BC, CANADA.2004,第1116、1117页,摘要,附图1.
NHAN NHUYEN ET AL.A 0.8V CMOS analog decoder for an (8,4,4) extendedHamming code.PROC., IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS ' 04, VANCOUVER, BC, CANADA.2004,第1116、1117页,摘要,附图1. *

Also Published As

Publication number Publication date
EP1884023B1 (en) 2009-11-18
JP5138221B2 (ja) 2013-02-06
WO2006123543A1 (en) 2006-11-23
US20060282742A1 (en) 2006-12-14
US7562279B2 (en) 2009-07-14
JP2008541496A (ja) 2008-11-20
EP1884023A1 (en) 2008-02-06
CN101107782A (zh) 2008-01-16

Similar Documents

Publication Publication Date Title
CN101107782B (zh) 用于解码纠错码的方法
Zhang et al. Two-dimensional correction for min-sum decoding of irregular LDPC codes
US7500172B2 (en) AMP (accelerated message passing) decoder adapted for LDPC (low density parity check) codes
Radosavljevic et al. Optimized message passing schedules for LDPC decoding
Chen et al. Improved min-sum decoding algorithms for irregular LDPC codes
US7103819B2 (en) Decoding device and decoding method
Lentmaier et al. On the thresholds of generalized LDPC convolutional codes based on protographs
US20190273511A1 (en) Generation of spatially-coupled quasi-cyclic ldpc codes
Zimmermann et al. Reduced complexity LDPC decoding using forced convergence
CN101345532A (zh) Ldpc信道编码的译码方法
Levin et al. Lazy scheduling forLDPC decoding
Deng et al. Reduced-complexity deep neural network-aided channel code decoder: A case study for BCH decoder
CN101106437B (zh) 一种有限几何低密度奇偶校验码的译码方法
CN100539441C (zh) 一种低密度奇偶校验码的译码方法
Razi et al. An improvement and a fast DSP implementation of the bit flipping algorithms for low density parity check decoder
Lentmaier et al. Exact erasure channel density evolution for protograph-based generalized LDPC codes
Hussein et al. Comparisons of soft decision decoding algorithms based LDPC wireless communication system
Chen An efficient bit-flipping decoding algorithm for LDPC codes
Mathews et al. Decoding LDPC codes with probabilistic local maximum likelihood bit flipping
Bosco et al. Decreasing the complexity of LDPC iterative decoders
Lentmaier et al. Density evolution analysis of protograph-based braided block codes on the erasure channel
Chandrasetty et al. A reduced complexity message passing algorithm with improved performance for LDPC decoding
Kim Improved trellis-based decoder for non-binary LDPC codes
Psota et al. LDPC decoding and code design on extrinsic trees
Wiechman et al. Improved bounds on the parity-check density and achievable rates of binary linear block codes with applications to LDPC codes

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100825

Termination date: 20160427