CN101021882A - Design method for lowering large scale integrated circuit electricity leakage power dissipation - Google Patents
Design method for lowering large scale integrated circuit electricity leakage power dissipation Download PDFInfo
- Publication number
- CN101021882A CN101021882A CN 200710078337 CN200710078337A CN101021882A CN 101021882 A CN101021882 A CN 101021882A CN 200710078337 CN200710078337 CN 200710078337 CN 200710078337 A CN200710078337 A CN 200710078337A CN 101021882 A CN101021882 A CN 101021882A
- Authority
- CN
- China
- Prior art keywords
- storehouse
- hvt
- lvt
- slack
- logical block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 40
- 230000005611 electricity Effects 0.000 title claims description 13
- 230000002123 temporal effect Effects 0.000 claims description 8
- 230000015572 biosynthetic process Effects 0.000 claims description 7
- 238000003786 synthesis reaction Methods 0.000 claims description 7
- 238000012731 temporal analysis Methods 0.000 claims description 5
- 238000000700 time series analysis Methods 0.000 claims description 5
- 230000009977 dual effect Effects 0.000 claims description 4
- 230000001915 proofreading effect Effects 0.000 claims description 3
- 238000012300 Sequence Analysis Methods 0.000 abstract 1
- 230000003068 static effect Effects 0.000 abstract 1
- 239000004065 semiconductor Substances 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 238000001308 synthesis method Methods 0.000 description 2
- 238000004458 analytical method Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2007100783374A CN100481092C (en) | 2007-03-27 | 2007-03-27 | Design method for lowering large scale integrated circuit electricity leakage power dissipation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2007100783374A CN100481092C (en) | 2007-03-27 | 2007-03-27 | Design method for lowering large scale integrated circuit electricity leakage power dissipation |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101021882A true CN101021882A (en) | 2007-08-22 |
CN100481092C CN100481092C (en) | 2009-04-22 |
Family
ID=38709644
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2007100783374A Active CN100481092C (en) | 2007-03-27 | 2007-03-27 | Design method for lowering large scale integrated circuit electricity leakage power dissipation |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100481092C (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101826124A (en) * | 2009-03-06 | 2010-09-08 | 台湾积体电路制造股份有限公司 | System and method for performance modeling of integrated circuit |
CN104573148A (en) * | 2013-10-17 | 2015-04-29 | 北京华大九天软件有限公司 | Method for lowering electricity leakage power consumption of time sequence device in circuit |
CN107526874A (en) * | 2017-07-28 | 2017-12-29 | 广州星海集成电路基地有限公司 | A kind of low power consumption integrated circuit design method based on dual threashold threshold voltage |
CN110457868A (en) * | 2019-10-14 | 2019-11-15 | 广东高云半导体科技股份有限公司 | The comprehensive optimization method and device of fpga logic, system |
CN112214097A (en) * | 2020-10-20 | 2021-01-12 | 天津飞腾信息技术有限公司 | Method, device, equipment and storage medium for reducing low threshold unit |
-
2007
- 2007-03-27 CN CNB2007100783374A patent/CN100481092C/en active Active
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101826124A (en) * | 2009-03-06 | 2010-09-08 | 台湾积体电路制造股份有限公司 | System and method for performance modeling of integrated circuit |
CN101826124B (en) * | 2009-03-06 | 2016-06-29 | 台湾积体电路制造股份有限公司 | The System and method for of performance modeling of integrated circuit |
CN104573148A (en) * | 2013-10-17 | 2015-04-29 | 北京华大九天软件有限公司 | Method for lowering electricity leakage power consumption of time sequence device in circuit |
CN104573148B (en) * | 2013-10-17 | 2017-11-14 | 北京华大九天软件有限公司 | A kind of method of sequential element leakage power consumption in reduction circuit |
CN107526874A (en) * | 2017-07-28 | 2017-12-29 | 广州星海集成电路基地有限公司 | A kind of low power consumption integrated circuit design method based on dual threashold threshold voltage |
CN110457868A (en) * | 2019-10-14 | 2019-11-15 | 广东高云半导体科技股份有限公司 | The comprehensive optimization method and device of fpga logic, system |
CN112214097A (en) * | 2020-10-20 | 2021-01-12 | 天津飞腾信息技术有限公司 | Method, device, equipment and storage medium for reducing low threshold unit |
Also Published As
Publication number | Publication date |
---|---|
CN100481092C (en) | 2009-04-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Johnson et al. | Models and algorithms for bounds on leakage in CMOS circuits | |
US7400175B2 (en) | Recycling charge to reduce energy consumption during mode transition in multithreshold complementary metal-oxide-semiconductor (MTCMOS) circuits | |
US7797646B2 (en) | Method for using mixed multi-Vt devices in a cell-based design | |
CN100481092C (en) | Design method for lowering large scale integrated circuit electricity leakage power dissipation | |
US7352212B2 (en) | Opposite-phase scheme for peak current reduction | |
US7958476B1 (en) | Method for multi-cycle path and false path clock gating | |
Augsburger et al. | Combining dual-supply, dual-threshold and transistor sizing for power reduction | |
Rahman et al. | Design automation tools and libraries for low power digital design | |
CN110428048A (en) | A kind of binaryzation neural network accumulator circuit based on simulation time delay chain | |
Rauchenecker et al. | Exploiting reversible logic design for implementing adiabatic circuits | |
Kahng et al. | Active-mode leakage reduction with data-retained power gating | |
Golanbari et al. | Aging guardband reduction through selective flip-flop optimization | |
Golanbari et al. | Selective flip-flop optimization for reliable digital circuit design | |
CN113868991B (en) | Design method of digital standard cell under near-threshold power supply voltage | |
CN115796088A (en) | Voltage distribution method for double-track standard cell library | |
Mohanty et al. | Simultaneous power fluctuation and average power minimization during nano-CMOS behavioral synthesis | |
Chen et al. | A novel flow for reducing clock skew considering NBTI effect and process variations | |
Miranda | When every atom counts | |
JPH1092942A (en) | Apparatus and method for optimizing semiconductor integrated circuit | |
Li et al. | A high performance low power implementation scheme for FSM | |
CN112134557B (en) | Wide voltage self-adaptive adjusting system and method based on pulse latch time sequence monitoring | |
Jeong | Implementation of low power adder design and analysis based on power reduction technique | |
Murthy et al. | A novel design of multiplexer based full-adder cell for power and propagation delay optimizations | |
Aylapogu | Design of Hybrid Full Adders for Power Minimization and High Speed using XOR and XNOR Gates | |
Singh et al. | Design and Optimization of Power Efficient Shift Register Using Five-Transistor Based D-Flip flop. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: CHONGQING CYIT COMMUNICATION TECHNOLOGY CO., LTD. Free format text: FORMER OWNER: CHONGQING CHONGYOU XINKE (GROUP) CO., LTD. Effective date: 20081017 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20081017 Address after: Huang Chongqing Nan'an District No. 1 Wu Fort Park Post encoding: 400065 Applicant after: Chongqing City Communication & Technology Co., Ltd. Address before: B, 4 floor, zone 401121, Neptune science building, Chongqing, Yubei District Applicant before: Chongqing cyit (Group) Limited by Share Ltd |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: Design method for lowering large scale integrated circuit electricity leakage power dissipation Effective date of registration: 20141117 Granted publication date: 20090422 Pledgee: Chongqing cyit (Group) Limited by Share Ltd Pledgor: Chongqing City Communication & Technology Co., Ltd. Registration number: 2014500000017 |
|
PLDC | Enforcement, change and cancellation of contracts on pledge of patent right or utility model | ||
PC01 | Cancellation of the registration of the contract for pledge of patent right |
Date of cancellation: 20161020 Granted publication date: 20090422 Pledgee: Chongqing cyit (Group) Limited by Share Ltd Pledgor: Chongqing City Communication & Technology Co., Ltd. Registration number: 2014500000017 |
|
PLDC | Enforcement, change and cancellation of contracts on pledge of patent right or utility model | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20170426 Address after: Nanping Street 400060 Chongqing Nan'an District Nancheng Road No. 199 left attached to the floor 403 Patentee after: Keen (Chongqing) Microelectronics Technology Co., Ltd. Address before: 400065 Chongqing Nan'an District huangjuezhen pass Fort Park No. 1 Patentee before: Chongqing City Communication & Technology Co., Ltd. |