CN101002186A - 改进的接口 - Google Patents
改进的接口 Download PDFInfo
- Publication number
- CN101002186A CN101002186A CNA2004800437802A CN200480043780A CN101002186A CN 101002186 A CN101002186 A CN 101002186A CN A2004800437802 A CNA2004800437802 A CN A2004800437802A CN 200480043780 A CN200480043780 A CN 200480043780A CN 101002186 A CN101002186 A CN 101002186A
- Authority
- CN
- China
- Prior art keywords
- data
- target device
- control signal
- clock
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims abstract description 25
- 230000000661 pacemaking effect Effects 0.000 claims description 33
- 230000005540 biological transmission Effects 0.000 claims description 31
- 230000000630 rising effect Effects 0.000 claims description 17
- 230000008859 change Effects 0.000 claims description 9
- 230000004044 response Effects 0.000 claims description 9
- 238000006243 chemical reaction Methods 0.000 claims description 2
- 230000007246 mechanism Effects 0.000 description 25
- 230000007423 decrease Effects 0.000 description 4
- 230000003111 delayed effect Effects 0.000 description 3
- 230000009977 dual effect Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 101000891297 Homo sapiens Transcription elongation factor A protein-like 2 Proteins 0.000 description 2
- 102100040425 Transcription elongation factor A protein-like 2 Human genes 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000008034 disappearance Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Bus Control (AREA)
Abstract
Description
Claims (33)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/IB2004/002161 WO2006010975A1 (en) | 2004-06-30 | 2004-06-30 | An improved interface |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101002186A true CN101002186A (zh) | 2007-07-18 |
CN100504826C CN100504826C (zh) | 2009-06-24 |
Family
ID=35785928
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004800437802A Active CN100504826C (zh) | 2004-06-30 | 2004-06-30 | 改进的接口 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7917669B2 (zh) |
EP (1) | EP1784734A1 (zh) |
CN (1) | CN100504826C (zh) |
WO (1) | WO2006010975A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111949580A (zh) * | 2020-08-12 | 2020-11-17 | 深圳安捷丽新技术有限公司 | 多频率内存接口及其配置方法 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140223051A1 (en) * | 2013-02-07 | 2014-08-07 | Andes Technology Corporation | Information collection system |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4315308A (en) * | 1978-12-21 | 1982-02-09 | Intel Corporation | Interface between a microprocessor chip and peripheral subsystems |
US5758188A (en) * | 1995-11-21 | 1998-05-26 | Quantum Corporation | Synchronous DMA burst transfer protocol having the peripheral device toggle the strobe signal such that data is latched using both edges of the strobe signal |
US5911056A (en) * | 1997-05-01 | 1999-06-08 | Hewlett-Packard Co. | High speed interconnect bus |
US5890005A (en) | 1997-06-02 | 1999-03-30 | Nokia Mobile Phones Limited | Low power, low interconnect complexity microprocessor and memory interface |
TW464808B (en) * | 1999-03-10 | 2001-11-21 | Via Tech Inc | System and method for transmitting data on PCI bus |
US7299329B2 (en) * | 2004-01-29 | 2007-11-20 | Micron Technology, Inc. | Dual edge command in DRAM |
-
2004
- 2004-06-30 US US11/630,418 patent/US7917669B2/en active Active
- 2004-06-30 CN CNB2004800437802A patent/CN100504826C/zh active Active
- 2004-06-30 WO PCT/IB2004/002161 patent/WO2006010975A1/en active Application Filing
- 2004-06-30 EP EP04743830A patent/EP1784734A1/en not_active Ceased
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111949580A (zh) * | 2020-08-12 | 2020-11-17 | 深圳安捷丽新技术有限公司 | 多频率内存接口及其配置方法 |
CN111949580B (zh) * | 2020-08-12 | 2021-11-12 | 深圳安捷丽新技术有限公司 | 多频率内存接口及其配置方法 |
Also Published As
Publication number | Publication date |
---|---|
WO2006010975A1 (en) | 2006-02-02 |
EP1784734A1 (en) | 2007-05-16 |
US7917669B2 (en) | 2011-03-29 |
CN100504826C (zh) | 2009-06-24 |
US20080195775A1 (en) | 2008-08-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101611516B1 (ko) | 직렬 포트 메모리 통신 레이턴시 및 신뢰성을 향상시키기 위한 방법 및 시스템 | |
US7171508B2 (en) | Dual port memory with asymmetric inputs and outputs, device, system and method | |
US7725625B2 (en) | Latency insensitive FIFO signaling protocol | |
US20080307126A1 (en) | System and method for serial-peripheral-interface data transmission | |
GB2265283A (en) | Resynchronization of a synchronous serial interface | |
JP4917746B2 (ja) | 共通プラットホームを有する通信装置と通信方法 | |
TW201209821A (en) | Status indication in a system having a plurality of memory devices | |
US7565469B2 (en) | Multimedia card interface method, computer program product and apparatus | |
KR20080078977A (ko) | Mmc 또는 sd 프로토콜을 사용하는 다수의 메모리장치들을 인터페이스하는 방법 및 시스템 | |
CN100504826C (zh) | 改进的接口 | |
US9298378B2 (en) | Logic device | |
US20060041713A1 (en) | Method and system for reducing pin count in an integrated circuit when interfacing to a memory | |
US6917994B2 (en) | Device and method for automatically generating an appropriate number of wait cycles while reading a nonvolatile memory | |
EP3968332A1 (en) | Spi nor memory with optimized read and program operation | |
CN1856835A (zh) | 同步的ram存储电路 | |
EP0829095B1 (en) | Method and apparatus for reducing latency time on an interface by overlapping transmitted packets | |
US11626149B2 (en) | SPI NOR memory with optimized read and program operation | |
CN111581140B (zh) | 数据传输及处理方法以及从装置 | |
KR100807459B1 (ko) | 다중 데이터 속도 메모리 장치 및 그의 클록킹 회로, 다중 데이터 속도 메모리 장치 및 그 제어 회로의 동작 방법 | |
CN100527113C (zh) | 多媒体卡接口方法、计算机程序产品和装置 | |
JP3947223B2 (ja) | 送信パケットを重ねることによりインタフェース上の待ち時間を短縮するための方法および装置 | |
KR0169789B1 (ko) | 클럭주기가 다른 블럭들의 데이타 전송방법 및 회로 | |
KR20070027752A (ko) | 개선된 인터페이스 | |
JP2000132498A (ja) | Dma転送制御装置 | |
JP2008040894A (ja) | オンチップバスシステム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20160113 Address after: Espoo, Finland Patentee after: NOKIA TECHNOLOGIES OY Address before: Espoo, Finland Patentee before: NOKIA Corp. |
|
TR01 | Transfer of patent right |
Effective date of registration: 20190513 Address after: American New York Patentee after: Origin Asset Group Co.,Ltd. Address before: Espoo, Finland Patentee before: NOKIA TECHNOLOGIES OY |
|
TR01 | Transfer of patent right | ||
CP01 | Change in the name or title of a patent holder |
Address after: California, USA Patentee after: Yuan platform Co. Address before: California, USA Patentee before: Facebook, Inc. |
|
CP01 | Change in the name or title of a patent holder | ||
TR01 | Transfer of patent right |
Effective date of registration: 20231102 Address after: California, USA Patentee after: Facebook, Inc. Address before: New York, United States Patentee before: Origin Asset Group Co.,Ltd. |
|
TR01 | Transfer of patent right |