CN100458722C - System and method for debugging IC interface device by PC - Google Patents
System and method for debugging IC interface device by PC Download PDFInfo
- Publication number
- CN100458722C CN100458722C CNB2005101022827A CN200510102282A CN100458722C CN 100458722 C CN100458722 C CN 100458722C CN B2005101022827 A CNB2005101022827 A CN B2005101022827A CN 200510102282 A CN200510102282 A CN 200510102282A CN 100458722 C CN100458722 C CN 100458722C
- Authority
- CN
- China
- Prior art keywords
- interface
- information
- mcu
- configuration
- write
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
A system of carrying out debugging on I 2 C interface component through PC comprises a MCU for generating I 2 C time sequence, a serial interface communication interface for providing connection to PC serial interface and two I 2 C bus interfaces for proving connection of I 2 C but to I 2 C slave component. It is featured as connecting said debugging system to PC serial interface through said communication interface and to I2 C slave component through I 2 C interface virtualized by GPIO on MCU. Its debugging method is also disclosed.
Description
Technical field
The present invention relates to the computer serial communication field, be specifically related to a kind of by PC to I
2The C device carries out the system and method for on-line debugging.
Background technology
Now, integrated circuit (IC) is widely used in the electronic equipment miscellaneous, and these electronic equipments are each functional module that base configuration goes out total system with the integrated circuit block, numerous IC collaborative works are worked in coordination, therefore, need between the IC to communicate to coordinate, link up.For addressing that need, various communication protocol is constantly developed.A kind of easy master-slave architecture communication mode is wherein arranged, be called I
2C (Inter Integrated Circuit Bus), it utilizes SDA (Serial Data Line), and three lines of SCL (SerialClockLine) and GND (ground connection) constitute serial transmission communication.I
2The C bus interface has few, the easy to operate advantage of signal wire, is generally used for the occasion of short distance (less than 1.5m) and transmission speed less demanding (Std:100Kbits/s).
A general electronic apparatus system often has a plurality of I
2The C device, in order to debug these devices of configuration, a kind of prior art is to each I
2C provides an I from device
2C interface directly uses MCU (or other master controllers) that device is configured.In this method, must store in advance in the storage space of MCU (or other master controllers) the configuration information of device, the control by program of lower computer is configured.Because program of lower computer is difficult to provide a control interface directly perceived, friendly, so this mode is unfavorable for on-line debugging.
Another kind of prior art is to provide the special host computer procedure at certain chip by chip manufacturer, by specific interface to I
2The C device is controlled.The shortcoming of this method is to lack versatility, often can only dispose specific I C, and in general can only dispose the IC of one or one series, is difficult to satisfy fully the needs of system debug.
Summary of the invention
Technical matters to be solved by this invention be to provide a kind of by PC to I
2The C interface device carries out the system and method for on-line debugging, thereby realizes debugging simultaneously under a single interface a plurality of I of configuration-system
2The C device provides a kind of not only convenient but also general I
2C device debug system and method.
To achieve these goals, the invention provides a kind of by PC to I
2The system that the C interface device is debugged, this system comprises:
A MCU, the serial communication flow process of control and PC and generation I
2The C sequential;
A serial communication interface is realized the conversion from the RS232 level to Transistor-Transistor Logic level, thereby provides and being connected of PC serial ports;
Two I
2The C bus interface forms by the GPIO of MCU is virtual, and I is provided
2The C bus with have an I
2The connection from device of C interface;
This debug system links to each other with the PC serial ports by serial communication interface earlier, again by this I
2The C bus interface with have an I
2Linking to each other of C interface from device.
This system also comprises a upper computer software module and a slave computer software module, and described upper computer software module runs among the PC, and described slave computer software module runs among the MCU.
A kind of by PC to I
2The method that the C interface device is debugged: utilize the PC upper computer software to send configuration information to MCU by serial communication, the slave computer software of the last operation of MCU receives configuration information, and produces corresponding I according to this information
2The C sequential, and send to I
2On the C interface, has I
2C interface be connected to I from device
2Can realize online mode configuration on the C interface.This method comprises following concrete steps:
(1) handshake steps: at first, the PC upper computer software sends the bind command frame to MCU, and these frame data comprise bind command, serial communication baud rate, communication format, I
2The requirement of C communication sequential, after MCU receives these frame data, by add up and verification judge whether to receive correct, if incorrect then ignore this frame data; If correct, then according to this frame data content configuration serial ports and I
2C communications protocol, configuration are finished back transmit operation successful information to PC, and PC receives and shows after this information and shake hands successfully;
(2) after reception commands steps: PC receives the operation successful information, can pass through serial ports transmit operation information, if want to having I
2C interface carry out write operation from device, then send the write order frame to MCU by PC, these frame data comprise write order, the target devices address of this operation, this operation first address subaddr, data number that write and the data that will write; If want to I
2The C device carries out read operation, then PC sends read command frame to MCU, and read command frame comprises read command, the target devices address, first address subaddr, the register number that reads, every frame data last all have adding up of these frame data and, after MCU receives frame data, at first add up and verification, if verification is incorrect, then ignore this command frame, do not respond; If verification is correct, then forwards step (3) to and continue to carry out;
(3) read-write device step: after receiving the order and verification correctly that PC sends, MCU begins to carry out read-write and has I
2The operation from device of C interface, I
2The configuration of C agreement is known by the bind command frame that receives, if write operation, MCU produces corresponding I according to the write order frame data of receiving
2C writes control timing, delivers to I then
2(SDA SCL), thereby can dispose the I that has that is connected on this interface on the C interface
2C interface from device;
In this process, MCU also will detect SDA, the state of SCL, if to each register configuration, from device response is arranged all, then think configuration successful, the information of transmit operation success is given PC after whole write operation is finished, if do not respond then the information of transmit operation failure from device; PC wait for to receive the information of operate successfully or failing, if receive and operate successful information then can send Next Command, if receive operation failure information then retransmit order, the while shows I in window
2The information of C operation failure.
Also has a kind of situation, if PC does not receive effective response in a long period, think that then MCU does not receive correct command frame, belong to the serial communication mistake, at this moment should retransmit command frame, simultaneously to miscommunication numeration, if occur miscommunication more than 3 times continuously then show miscommunication information, prompting customer inspection hardware connects.If read operation not only wants the information of transmit operation success to give PC, also the data of reading should be sent to PC, demonstrate the register value of reading in the viewing area by PC, after read-write operation is finished, get back to step (2) and locate to continue to carry out.
Judge and have I
2Whether responding from device of C interface has or not ack signal to judge by detection, has ack signal then to show and has I
2C interface from response device, otherwise, have I
2C interface do not have response from device.
In order to realize communicating by letter of device of the present invention and PC, the present invention comprises a host computer (PC) software module, and this module provides a close friend's interface, can realize general debugging task easily, comprises following function:
(1) safeguard a kind of file type by name, ARK of expanding, this file is a text, and content has I exactly
2The configuration information from device of C interface, these information form on request is with the form storage of text, and this software can be created, and revises, and opens and preserve such .ARK file;
(2) online modification configuration information, and with amended information with the agreement form send to slave computer MCU by serial ports;
(3) receive the operation information that sends by serial ports by slave computer and in window, showing;
(4) do the overtime judgement of communication, and display message.
The present invention also comprises a slave computer software module, comprises following function:
(1) receive the configuration information of sending by serial ports, and the Returning communication status information is to PC, according to the configuration information of receiving, according to I
2The form of C protocol requirement produces corresponding I
2The C timing waveform passes through I
2C interface is to having I
2Being configured of C interface from device;
(2) according to I
2Ack signal in the C configure waveforms judge whether configuration is successful, and whether successful information returns to PC this configuration.
Carry out asynchronous serial communication by serial ports between PC and the MCU, agreement can be done following configuration:
Baud rate----1200～57600bit/s
8 of data bit----
1 of position of rest----
1 of check bit----or nothing
Current control----does not have
I
2C communication protocol is given tacit consent to compatible philips standard, but for versatility, agreement can be done following configuration:
Speed----20～400KHZ
Register address subaddr----can select whether to send subaddr
Send----continuously and can select whether to allow continuous transmission
Reading sequential restart----can select to read sequential and whether send restart
Channel selecting----can be selected two independently I
2C interface makes that the device of different agreement can configuration simultaneously on a device
Above-mentioned by PC to having I
2The system and method that the device of C interface is debugged, its meaning be, provides a close friend's operation interface by PC, can realize flexibly, and on-line debugging easily, disposing different register values does not need to change program of lower computer.Versatility is good, can support current great majority to have I by the configuration of upper computer software
2The configuration of the device of C interface, compared with prior art, the present invention is simple by one, and the device and the PC that are built by slave computer MCU carry out communication, thereby can be on PC have an I to various
2The device of C interface carries out on-line debugging, for relevant system debug provides unification, and general solution, and also flexible to operation, hardware cost is low.
Describe the present invention below in conjunction with the drawings and specific embodiments, but not as a limitation of the invention.
Description of drawings
Fig. 1 is that the hardware of apparatus of the present invention connects block diagram;
Fig. 2 is the interface sectional drawing of upper computer software of the present invention;
Fig. 3 is the main flow chart of slave computer software of the present invention;
Fig. 4 is the communication flow figure of slave computer software of the present invention;
Fig. 5 is I of the present invention
2The sequential chart of C communication.
Embodiment
The hardware connection mode of apparatus of the present invention is seen Fig. 1, comprises PC, MCU (adopt STC516AD, compatible INTEL8052), level transferring chip (adopting MAX3232) and have I
2C interface from device.Wherein has I
2C interface all be connected to two I of MCU from device
2On the C interface.Because the P0 mouth of MCU is OC (Open Collector) output, satisfies I
2So the line of C and requirement are I
2C interface is by the P0 mouth simulation of MCU, the serial time clock line of P0.0 analog channel 1 wherein, be nominally SCL1, the serial data line of P0.1 analog channel 1 is nominally SDA1, the serial time clock line of P0.2 analog channel 2, be nominally SCL2, the serial data line of P0.3 analog channel 2 is nominally SDA2, P0.0～P0.4 can be selected by wire jumper to move 3.3V or 5V to, with the different logic level of compatibility.Has I
2C interface from the circuit board at device place, do not need I
2Draw on the C port.PC is connected with MCU by serial ports, employing MAX3232 level transferring chip requires the logic level transition of RS-232 to MCU logic level (0～3.3V), and then be connected on the serial communication interface of MCU.
Upper computer software of the present invention interface sectional drawing is seen Fig. 2, and this interface mainly is divided into toolbar, device and protocol type viewing area, array of registers list area and communication state viewing area.Wherein, the toolbar major function is to the routine operation of the file of expanding ARK by name (open, preserve, create etc.), and to the management of communication.Device and protocol type viewing area show the device of current configuration and the protocol type of employing, and the array of registers list area is to operate the most frequent zone, to having I
2The configuration from device of C interface is finished by revising register value in this district basically.Whether the communication state viewing area shows that then current communication flow carries out situation, as whether success of communication, connect overtime or the like.
Serial communication between PC and the MCU adopts the data layout as Fig. 6:
Frame head is a preamble code, and its value is a command byte for AA55H (16 system) then, and it is defined as follows:
/ * operation of serial-port order */(redefining agreement)----80H connects
/ * I
2C operational order */
Write device----82H
Read device----83H
Data length is represented the byte number of data thereafter.And the definition of data has separately implication according to the difference of order, and it is defined as follows:
Write device order (from PC to MCU)
The address of devices of this write operation of data 1----
The data number that the first address of this write operation of data 2----(SUBADDR) maybe will write
The data number that data 3----will write
The data that other----write
Write response device (from MCU to PC)
Read device order (from PC to MCU)
The address of devices of this read operation of data 1----
The first address of this read operation of data 2----(SUBADDR)
The data number that data 3----will read
Read device and ring (from MCU to PC)
The data that data 2-i----reads
Bind command (from PC to MCU)
Connection response (from MCU to PC)
Wherein, I
2C protocol configuration and channel selecting byte are defined as follows:
D0: channel selecting, D0=0 uses passage 1, and D0=1 uses passage 2.
D1: register address sends to be selected, and D1=0 wants the transmitter register address, D1=1, not transmitter register address.
D2: send continuously and select, D1=0 allows to send continuously, and D1=1 does not allow continuous transmission.
D3: read sequential format and select, D1=0 reads sequential and will send restart, and D1=1 does not send restart,
D4 ~ D7: keep.
The process flow diagram of slave computer software of the present invention and PC serial communication is seen Fig. 4.This flow process has following several steps:
Step 1: software cycles is waited for the preamble code AA55H of the Frame of being sent by PC, receives the low level of preamble code earlier, if receive 55H, then waits for a high position that receives preamble code, otherwise continues to wait for.If receive AAH again, think that then the preamble code that has received Frame, program enter the state that receives order of waiting for;
Step 2: software is waited for the reception order, if receive data this moment, judges then whether the data that receive are legal orders, if not, then turn back to the state of waiting for preamble code, promptly ignore present frame; If received a legal order, then forward step 3 to, prepare to receive data length.
Step 3: software waits for and receives data length that receive data this moment, then it stored, and receives the foundation of data as step 4;
Step 4: receive service data, receive data, store buffer zone into and judged whether to receive all data according to the data length that step 3 receives, if not then continue to receive, up to finishing, enter receive verification and state.
Step 5: verification and be the data of 2 bytes, this step receive these two bytes and calculate add up and, do verification relatively with the summation of data in the buffer zone.If this frame data are then ignored in verification and not waiting, do not respond, if verification and equating thinks that then order is effective, at this moment just order is taken out from buffer zone, and return the state that receives preamble code, prepare to receive Next Command.
Slave computer software of the present invention also has I according to the data configuration that receives from serial ports except finishing the function of carrying out serial communication with PC
2C interface from device, this software also monitors PORT COM simultaneously, provides the information of communication state.This software main flow now is described in detail as follows as shown in Figure 3:
After the energized, MCU enters the state of wait command, the order that circular wait is sent by host computer.If receive order, then resolve (interpreted command is not carried out physical operations) according to different orders, jump to the state of carrying out corresponding task, how Fig. 3 is seen in redirect to concrete state.Wherein,, then continue wait command, do not do the state redirect if receive the order failure.
After entering into the state of executing the task, then carry out corresponding task, after finishing the result is returned to PC, get back to the state of wait command then.The concrete operation of carrying out is as follows:
The operation that state is carried out
Configuration protocol configuration serial ports parameter, I
2The Details Of Agreement of C or SPI
Write device and produce I
2C (SPI) writes sequential, writes data, transmit operation information
Give PC
Read device and produce I
2C (SPI) reads sequential, reads in data, transmit operation information
Give PC
Wherein, whether successful operation information comprise current order and operation information, also comprises the data of reading back when reading device.Whether unattended operation is successful, all returns the state of wait command after executing.Overtime judgement is undertaken by the PC end, in case overtime, can hand-reset MCU according to the error message that PC end software provides.After PC end sends an order, wait for the operation response message that receives MCU,, connect wrong counter simultaneously and add one, if receive the operation response message then remove this counter if in long time, confiscate operation information then retransmit order.Just think that communication is overtime if this counter surpasses a thresholding, show time-out information in the block of information.
The present invention supports multiple I
2The C agreement has certain versatility.Several I that the present invention supports
2The sequential chart of C communications protocol as shown in Figure 5, the meaning of number in the figure is as follows:
Start signal (S): at clock line SCL is between high period, and data line SDA appearance to low level variation, is used to start I by high level
2The C bus prepares to begin to transmit data;
Stop signal (P): at clock line SCL is the high level device, and data line SDA occurs being used to stop I by the variation of low level to high level
2Data on the C bus transmit;
Answer signal (A): I
2The corresponding response bits of the 9th pulse of C bus then " is replied " (A) for bus if show low level on the sda line, if show on the sda line high level then be " non-replying " (/A);
Data bit transmits (DATA): I
28 bit data of the corresponding byte of the 1st～8 time clock after C bus start signal or the answer signal transmit.During pulse high level, data serial transmits; During pulses low, data are prepared, and allow data level variation on the bus.
More than an embodiment of apparatus and method provided by the invention has been done detailed description, can see, convenient, flexible during this scheme operation, highly versatile, and hardware cost is low.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof, those of ordinary skill in the art can make various corresponding changes according to the present invention, but these corresponding changes all should belong to the protection domain of the appended claim of the present invention.
Claims (8)
1, a kind of by PC to having I
2The system that the device of C interface is debugged is characterized in that this system comprises:
A MCU, the serial communication flow process of control and PC and generation I
2The C sequential;
A serial communication interface is realized the conversion from the RS232 level to Transistor-Transistor Logic level, thereby provides and being connected of PC serial ports;
Two I
2The C bus interface forms by the GPIO of MCU is virtual, and I is provided
2The C bus with have an I
2The connection from device of C interface;
This debug system links to each other with the PC serial ports by serial communication interface earlier, again by this I
2The C bus interface with have an I
2Linking to each other of C interface from device.
2, system according to claim 1 is characterized in that: this system also comprises a upper computer software module and a slave computer software module, and described upper computer software module runs among the PC, and described slave computer software module runs among the MCU.
3, system according to claim 2 is characterized in that: described upper computer software module comprises following function:
(1) safeguard a kind of file type of expanding .ARK by name, this file is a text, and content has I exactly
2The configuration information from device of C interface, these information form on request is with the form storage of text, and this software can be created, and revises, and opens and preserve such .ARK file;
(2) online modification configuration information, and with amended information with the agreement form send to slave computer MCU by serial ports;
(3) receive the operation information that sends by serial ports by slave computer and in window, showing;
(4) do the overtime judgement of communication, and display message.
4, system according to claim 2 is characterized in that: described slave computer software module comprises following function:
(1) receive the configuration information of sending by serial ports, and the Returning communication status information is to PC, according to the configuration information of receiving, according to I
2The form of C protocol requirement produces corresponding I
2The C timing waveform passes through I
2C interface has I to this
2Being configured of C interface from device;
(2) according to I
2Ack signal in the C configure waveforms judge whether configuration is successful, and whether successful information returns to PC this configuration.
5, a kind of by PC to having I
2The method that the device of C interface is debugged is characterized in that: utilize the PC upper computer software to send configuration information to MCU by serial communication, the slave computer software of the last operation of MCU receives configuration information, and produces corresponding I according to this information
2The C sequential, and send to I
2On the C bus interface, has I
2C interface be connected to I from device
2Can realize the on-line debugging configuration on the C interface, this method comprises following concrete steps:
(1) handshake steps: at first the PC upper computer software sends the bind command frame to MCU, and these frame data comprise bind command, serial communication baud rate, communication format, I
2The requirement of C communication sequential, after MCU receives these frame data, by add up and verification judge whether to receive correct, if incorrect then ignore this frame data; If correct, then according to this frame data content configuration serial ports and I
2C communications protocol, configuration are finished back transmit operation successful information to PC, and PC receives and shows after this operation successful information and shake hands successfully;
(2) after reception commands steps: PC receives the operation successful information, can pass through serial ports transmit operation information, if want to the described I of having
2C interface carry out write operation from device, then send the write order frame to MCU by PC, these frame data comprise write order, the target devices address of this operation, this operation first address subaddr, data number that write and the data that will write; If want to the described I of having
2C interface carry out read operation from device, then PC sends read command frame to MCU, and read command frame comprises read command, the target devices address, first address subaddr, the register number that reads, every frame data last all have adding up of these frame data and, after MCU receives frame data, at first add up and verification, if verification is incorrect, then ignore this command frame, do not respond; If verification is correct, then forwards step (3) to and continue to carry out;
(3) read-write device step: after receiving the order and verification correctly that PC sends, MCU begins to carry out the described I of having of read-write
2The operation of C from device, I
2The configuration of C agreement is known by the bind command frame that receives, if write operation, MCU produces corresponding I according to the write order frame data of receiving
2C writes control timing, delivers to I then
2(SDA SCL), is connected on this interface this and has I thereby can dispose on the C interface
2C interface from device.
6, method according to claim 5 is characterized in that: also contain in the described step (3) and have the following steps: MCU detects SDA, and the state of SCL is judged the described I that has
2Whether responding from device of C interface, if to each register configuration, this has I
2C interface from device response is arranged all, then think configuration successful, the information of transmit operation success is given PC after whole write operation is finished, if this has I
2C interface do not respond the information of then transmit operation failure from device; PC wait for to receive the information of operate successfully or failing, if receive and operate successful information then can send Next Command, if receive operation failure information then retransmit order, the while shows I in window
2The information of C operation failure.
7, method according to claim 5, it is characterized in that: described step (3) also contains following step: if PC does not receive effective response in a long period, think that then MCU does not receive correct command frame, belong to the serial communication mistake, at this moment should retransmit command frame, simultaneously to miscommunication numeration, if occur miscommunication more than 3 times continuously then show miscommunication information, prompting customer inspection hardware connects; If read operation not only wants the information of transmit operation success to give PC, also the data of reading should be sent to PC, demonstrate the register value of reading in the viewing area by PC, after read-write operation is finished, get back to step (2) and locate to continue to carry out.
8, method according to claim 6 is characterized in that: this has I described judgement
2Whether responding from device of C interface is to have or not ack signal to judge by detection, has ack signal to show that then this has I
2C interface from response device, otherwise this has I
2C interface do not have response from device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005101022827A CN100458722C (en) | 2005-12-12 | 2005-12-12 | System and method for debugging IC interface device by PC |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005101022827A CN100458722C (en) | 2005-12-12 | 2005-12-12 | System and method for debugging IC interface device by PC |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1983207A CN1983207A (en) | 2007-06-20 |
| CN100458722C true CN100458722C (en) | 2009-02-04 |
Family
ID=38165760
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005101022827A Expired - Fee Related CN100458722C (en) | 2005-12-12 | 2005-12-12 | System and method for debugging IC interface device by PC |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100458722C (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103593270A (en) * | 2013-11-29 | 2014-02-19 | 龙迅半导体科技(合肥)有限公司 | Method and device for processing data |
| CN106371954A (en) * | 2016-08-19 | 2017-02-01 | 浪潮(北京)电子信息产业有限公司 | 10-bit slave address-based I2C bus verification method and system |
| TWI792746B (en) * | 2021-08-16 | 2023-02-11 | 新加坡商鴻運科股份有限公司 | Server system and method for improving pin reuse rate of programmable device |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101359303B (en) * | 2007-08-03 | 2011-08-03 | 深圳艾科创新微电子有限公司 | On-line debugging microcontroller and apparatus and debug method of external device thereof |
| CN102467432A (en) * | 2010-11-04 | 2012-05-23 | 周琳 | Method for realizing monitoring of communication special service terminal equipment by adopting serial communication |
| CN103164313A (en) * | 2011-12-12 | 2013-06-19 | 鸿富锦精密工业（深圳）有限公司 | Debugging system and debugging method |
| WO2013091237A1 (en) | 2011-12-23 | 2013-06-27 | Nokia Corporation | Method in a serial communication |
| CN103079094B (en) * | 2012-12-25 | 2015-11-04 | 深圳市九洲电器有限公司 | The communication means of set top box main chip and front panel and Set Top Box |
| CN103425611B (en) * | 2013-05-20 | 2016-05-18 | 万高(杭州)科技有限公司 | For the serial port communication method of metering field |
| CN106708759B (en) * | 2015-11-18 | 2020-05-19 | 研祥智能科技股份有限公司 | Method for controlling digital input/output interface and processor |
| CN105573875A (en) * | 2015-12-10 | 2016-05-11 | 中国航空工业集团公司西安航空计算技术研究所 | I2C bus based system and test method |
| JP6971538B2 (en) * | 2016-05-18 | 2021-11-24 | ソニーセミコンダクタソリューションズ株式会社 | Communication equipment, communication methods, programs, and communication systems |
| CN107590034A (en) * | 2016-07-08 | 2018-01-16 | 佛山市顺德区顺达电脑厂有限公司 | I2C host adapter systems |
| CN108363645A (en) * | 2018-01-02 | 2018-08-03 | 郑州云海信息技术有限公司 | A kind of system and method for the multigroup I2C interface signal of fast debugging |
| CN110362524B (en) * | 2018-04-11 | 2021-04-09 | 杭州海康威视数字技术股份有限公司 | Time sequence signal generation method and device, logic circuit board and storage medium |
| CN109189619B (en) * | 2018-08-13 | 2023-03-17 | 光梓信息科技（上海）有限公司 | I2C bus compatibility test method, system, storage medium and equipment |
| CN112199316B (en) * | 2020-10-10 | 2024-01-05 | 海尔海斯(西安)控制技术有限公司 | Configuration method and communication method of chain-type master-slave serial port communication device |
| CN112948242A (en) * | 2021-02-23 | 2021-06-11 | 深圳宝新创科技股份有限公司 | Debugging method of embedded controller, terminal equipment and storage medium |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1290875A (en) * | 1999-09-30 | 2001-04-11 | 台达电子工业股份有限公司 | I2C test unit |
| US6530048B1 (en) * | 1999-08-24 | 2003-03-04 | Delta Electronics Inc. | I2C test single chip |
| WO2004114628A1 (en) * | 2003-06-26 | 2004-12-29 | Nokia Corporation | Method and system for establishing a data link layer protocol on a 12c physical layer connection |
| CN1570877A (en) * | 2004-04-27 | 2005-01-26 | 中兴通讯股份有限公司 | Universal serial communication interface debugging device and method |
| CN1581026A (en) * | 2004-05-19 | 2005-02-16 | 中兴通讯股份有限公司 | Device and method for operating multiple I2C sub device in communication equipment |
-
2005
- 2005-12-12 CN CNB2005101022827A patent/CN100458722C/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6530048B1 (en) * | 1999-08-24 | 2003-03-04 | Delta Electronics Inc. | I2C test single chip |
| CN1290875A (en) * | 1999-09-30 | 2001-04-11 | 台达电子工业股份有限公司 | I2C test unit |
| WO2004114628A1 (en) * | 2003-06-26 | 2004-12-29 | Nokia Corporation | Method and system for establishing a data link layer protocol on a 12c physical layer connection |
| CN1570877A (en) * | 2004-04-27 | 2005-01-26 | 中兴通讯股份有限公司 | Universal serial communication interface debugging device and method |
| CN1581026A (en) * | 2004-05-19 | 2005-02-16 | 中兴通讯股份有限公司 | Device and method for operating multiple I2C sub device in communication equipment |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103593270A (en) * | 2013-11-29 | 2014-02-19 | 龙迅半导体科技(合肥)有限公司 | Method and device for processing data |
| CN103593270B (en) * | 2013-11-29 | 2016-08-17 | 龙迅半导体（合肥）股份有限公司 | A kind of data processing method and device |
| CN106371954A (en) * | 2016-08-19 | 2017-02-01 | 浪潮(北京)电子信息产业有限公司 | 10-bit slave address-based I2C bus verification method and system |
| CN106371954B (en) * | 2016-08-19 | 2020-02-04 | 苏州浪潮智能科技有限公司 | I2C bus verification method and system based on 10-bit slave address |
| TWI792746B (en) * | 2021-08-16 | 2023-02-11 | 新加坡商鴻運科股份有限公司 | Server system and method for improving pin reuse rate of programmable device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1983207A (en) | 2007-06-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100458722C (en) | System and method for debugging IC interface device by PC | |
| CN100520849C (en) | Device and method for automatically testing distant control function | |
| CN101839969B (en) | Satellite communication 1553B ground detection system and detection method thereof | |
| CN110347529A (en) | Memory device and method for execution error detection agreement | |
| CN108563595B (en) | System and method for long-distance transmission of USB data | |
| CN101685432A (en) | Device for realizing USB interface switching and system for realizing USB interface testing | |
| CN104407956A (en) | IIC bus experimental facility debugged by serial port | |
| CN115033444B (en) | 8051 core-based online debugging circuit control device | |
| CN101739322B (en) | Test device and method of embedded system | |
| CN201867793U (en) | Debugging system of basic input/output system | |
| US7484156B2 (en) | Apparatus and method for testing PS/2 interface | |
| CN104350700A (en) | Clock for serial communication device | |
| CN100416512C (en) | Embedded apparatus debugging method and debugging tool therefor | |
| CN101146002B (en) | An evaluation system and method for built-in sensing network terminal | |
| CN204270290U (en) | By the iic bus experimental provision of AccessPort | |
| CN105354157A (en) | Method, device and system for configuring IIC (Inter-Integrated Circuit) device | |
| CN2510902Y (en) | Computer main board failure diagnosis card | |
| CN101727421B (en) | USB storage equipment and interface circuit thereof | |
| CN101488825B (en) | Error detection method and system for data transmission | |
| CN110888656A (en) | Multifunctional programming device and programming method | |
| US20120059969A1 (en) | Non-invasive direct-mapping usb switching device | |
| CN102567270A (en) | USB (universal serial bus)-to-I2C (inter-integrated circuit) adapter | |
| KR100451374B1 (en) | The improvement apparatus and method of the communication speed and reliability for backplane using a parallel bus | |
| CN110737483B (en) | Signaling and data transmission method based on Windows USB MassStorage class | |
| CN109614351B (en) | Parallel bus serial interconnection extension method with error correction and automatic response mechanism |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090204 Termination date: 20121212 |