CN100439930C - Method for testing product fault-tolerant performance and fault inserting device thereof - Google Patents

Method for testing product fault-tolerant performance and fault inserting device thereof Download PDF

Info

Publication number
CN100439930C
CN100439930C CNB2005100724362A CN200510072436A CN100439930C CN 100439930 C CN100439930 C CN 100439930C CN B2005100724362 A CNB2005100724362 A CN B2005100724362A CN 200510072436 A CN200510072436 A CN 200510072436A CN 100439930 C CN100439930 C CN 100439930C
Authority
CN
China
Prior art keywords
fault
signal
control
module
product
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2005100724362A
Other languages
Chinese (zh)
Other versions
CN1862266A (en
Inventor
罗恒
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to CNB2005100724362A priority Critical patent/CN100439930C/en
Publication of CN1862266A publication Critical patent/CN1862266A/en
Application granted granted Critical
Publication of CN100439930C publication Critical patent/CN100439930C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Tests Of Electronic Circuits (AREA)

Abstract

The present invention provides a method for testing product fault-tolerant performance and a fault inserting device thereof, which carries out fault-tolerance test to the product by producing fault analog signals. The method is implemented by that the inner part of the product is provided with the fault inserting device which produces the fault analog signals of different types; a communication control module of the fault inserting device is gated by a CPU control interface at the inner part of the product; content control is carried out to a control register of the communication control module; the fault analog signals of different types are selectively inserted in a discretional chip input/output base pin or are directly inserted in a functional module at the inner part of the chip, and thus, part of the units at the inner part of the analog product fail or all the units fail. The method can provide a simple on-line fault inserting method with strong functions for electronic products, and the method can complete the analogy of signal faults of various types and comprehensively carry out the analogy to various fault modes. Thus, the present invention has the advantages that the covering surface and the repeatability for single-board test are improved; the fault-tolerance test method is enriched, and the test result is improved.

Description

Product fault-tolerance method of testing and fault thereof are inserted device
Technical field
The present invention relates to the electronic product reliability test, particularly a kind of product fault-tolerance method of testing and fault thereof are inserted device.
Background technology
The design of hyundai electronics series products becomes increasingly complex, and shared status is also more and more important in people's life, and to the increasingly stringent that requires of product reliability aspect, in case product breaks down, for example high-end communication products will bring very big loss to the user.Therefore fault-tolerant reliability design becomes increasingly important in the electronic product, tests also to become becoming more and more important at the product fault-tolerance of product reliability design thereupon.
The fault-tolerance test is certain chip failure of analog equipment inside; internal clock signal is lost; under the situations such as internal state signal error, whether product can take correct protection, warning measure, and whether the wrong back product that recovers can return to correct duty.The fault-tolerant reliability testing of product can verify whether the product reliability design can correctly realize by test on the one hand, be on the other hand to insert the problem of finding product fault-tolerant design aspect by fault, in the hope of just taking corresponding measure at the product initial stage, revise the problem of the fault-tolerant aspect of product, improve reliability of products.The core of product fault-tolerance test is the insertion pattern of fault simulation signal.
At present, the inserted mode of fault simulation signal all is to take external probe to insert the mode of fault-signal basically, be that 02108648 the method that patent adopted is to use external electronic unit to produce rub-out signals such as high and low, pulse as China Patent No., output on the external probe, again probe is attached on the signaling point of product inside, carries out fault and insert.
But there is the problem of following method in the prior art:
1, need extra rub-out signal generating unit, cost is higher, also will consider how to make probe closely to contact with signaling point, and technology realizes comparatively complicated, and versatility is not strong;
2, operability is relatively poor, needs to place manually-operateds such as probe, and for a lot of complex product of internal signal point, the manually-operated testing efficiency of this needs is not high relatively;
3, owing to be to adopt external signal is superimposed upon mode on the inner original signal of product, drive under the stronger situation at internal signal, can only make the distortion of product internal signal during being inserted with of external signal, in addition for high-frequency signal, even there is not fault-signal to insert on the probe that adds, also can produce a very large impact, just can not judge correctly under these situations that the fault of expection is inserted the influence that signal causes product, can not obtain correct fault and insert the test effect signal quality;
4, by can't simulating signal open circuit fault mode under (high-impedance state) of outside inserted mode, still can only adopt the method for artificial disconnection product internal path to test.
Summary of the invention
The objective of the invention is to overcome that the prior art operability is relatively poor, testing efficiency is low, the test effect is inaccurate and the defective of (high-impedance state) fault mode down that can't simulating signal opens circuit, thereby a kind of product tolerating measure method and fault insertion device thereof are provided.
For solving the problems of the technologies described above, the product fault-tolerance method of testing that technical scheme of the present invention provided is at the dissimilar fault simulation signal of the inner generation of product, fault is inserted device between the signaling interface and chip functions module of chip internal, and and has the two-way signaling path between the signaling interface of chip internal and the chip functions module, the control of the CPU control interface by product inside, fault simulation signal can insert the signaling interface of chip internal and the signal flow between the chip functions module selectively, by fault simulation signal is controlled, automatically determine that fault simulation signal inserts type and insertion position, thereby realize analog equipment built-in function cell mesh or whole the inefficacy.
Described fault simulation signal inserts device by fault and produces, and fault simulation signal comprises: grow tall, long low, high-impedance state, recurrent pulse, monopulse or the adjustable burst of pulses signal of number.
Fault is inserted device can also be arranged in programmable logic device (PLD), and and has the two-way signaling path between the signaling interface of programmable logic device (PLD), the control of the CPU control interface by product inside, fault simulation signal can be inserted the signal flow between the chip signal interface of the signaling interface of programmable logic device (PLD) and described inside selectively.
The step that fault simulation signal inserts comprises:
(1) definite fault type that needs insertion;
(2) definite abort situation that needs insertion;
(3) enable fault and insert, whether the working condition of checkout object meets expected results, if do not meet then carry out relative recording and analysis;
(4) config failure inserts and to stop, and whether the working condition of checkout object meets expected results, if do not meet then carry out relative recording and analysis.
It is the unit entity that adopts the describing mode realization of hardware language that described fault is inserted device.
A kind of fault provided by the invention is inserted device, it is characterized in that comprising communication control module, fault-signal generation module and fault insertion selection module, communication control module inserts with fault-signal generation module and fault respectively selects module to link to each other, described communication control module comprises control signal interface and control register, cpu control bus carries out read-write operation by the control signal interface to control register, and fault-signal type that the control fault signal generator module produces and fault are inserted the fault-signal insertion of selecting module and enabled and the insertion position; Associated control signal is passed to the fault-signal generation module to described communication control module and fault is inserted the selection module, with the insertion type and the insertion position of definite fault simulation signal, thus analog equipment built-in function cell mesh or all inefficacies.
Described control register comprises that fault-signal produces control register and fault is inserted the selection control register;
Described fault-signal produces control register and comprises:
The fault type control register that is used for control fault signal generator module output fault-signal type;
The output pulse width control register that is used for the gating pulse width; With
The output number of pulses control register that is used for gating pulse quantity;
Described fault is inserted the fault-signal insertion of selecting the control register control fault to insert the selection module and is enabled and the insertion position.
Described fault-signal generation module is deciphered the content of fault type control register, obtains the control signal of fault-signal traffic pilot, and control traffic pilot gating is inserted into fault-signal accordingly, and sends into fault and insert in the selection module.
Described fault is inserted the content of selecting module that fault is inserted the selection control register and is deciphered, and produces to select control signal, the insertion position of control fault signal and the insertion of fault-signal and recovery.
Described fault-signal generation module directly adopts the work clock of chip, or utilizes chip and the unnecessary pin of programmable logic device (PLD) to introduce the various types of fault simulation signals of clock generating from the outside.
The invention has the advantages that, by being set in product inside, fault inserts device, thereby inner realize growing tall at product, long low, high-impedance state, pulse signal, periodic signal etc. comprehensively fault-signals produce and insert, the partial failure of analog equipment internal element or all inefficacies, can carry out the fault-tolerant on-line testing of product, for the control and the insertion of fault-signal type provides control interface simply and easily, improved the automatic test degree of fault-tolerance test, and then improved fault-tolerant class reliability testing efficient on the whole and reduce testing cost.
Description of drawings
Fig. 1 inserts the schematic block diagram that device embeds at chip internal for fault;
Fig. 2 is a schematic block diagram of realizing special chip fault insertion test by programmable logic device (PLD);
Fig. 3 inserts the interface synoptic diagram of device for fault;
Fig. 4 inserts the structured flowchart of device for fault;
Fig. 5 is the type map of fault-signal;
Fig. 6 is the structured flowchart of fault-signal generation module;
Fig. 7 inserts the structured flowchart of selecting module for fault;
Fig. 8 inserts operational flowchart for fault.
Embodiment
As shown in Figure 1, we insert the unit at fault-signal of the inner embedding of the special chip of the programmable chip of product inside or design voluntarily, need carry out signal that fault inserts and receive corresponding functional unit again after by this resume module, this trouble unit can carry out fault insertion processing to the input/output signal and the signal between the chip internal functional module of chip interface, but be not restricted to use at chip I/O pin place, also can be used for the insertion of internal chip enable signal fault, insert as the internal module A of chip and the fault of internal module B interface signal, it is inner as phaselocked loop also to can be used for analog chip, Service Processing Module, the inefficacy of chip part functional modules such as CPU communication control module.
As shown in Figure 2, insert the chip of device for can not directly embedding fault, we can introduce programmable logic device (PLD) with its interface signal, realize its fault is inserted in programmable logic device (PLD).
Has the two-way signaling path between the signaling interface of fault insertion device and chip and the chip functions module, control by product innernal CPU control interface, fault simulation signal can be inserted selectively the signaling interface of chip and the signal flow between the chip functions module, that is to say, fault insertion device can be chosen in the chip pin input signal to chip functions processing module direction arbitrarily, or to the chip pin output signal of chip exterior interface direction, and insert fault-signal on the internal interface signal between chip internal functional module A and functional module B.Fault is inserted the describing mode that device adopts hardware languages such as VHDL and Verilog HDL at present, is embedded in generation unit entity in the chip of programmable logic chip or design voluntarily.
As shown in Figure 3, fault insertion device interface comprises:
(1) address/data input bus, cpu control bus such as sheet choosing and read-write control.
(2) work clock signal input.
(3) be inserted into the fault-signal input.
(4) output of the signal after fault processing unit is handled.
Inserting device control by fault is that original signal is sent, or inserts the fault-signal of simulation on signal.
As shown in Figure 4, fault is inserted device and is comprised communication control module, and fault-signal generation module and fault are inserted parts such as selecting module.
Communication control module partly comprises CPU control signal interface and control registers such as fault-signal generation control register, fault insertion selection control such as address, data bus and sheet choosing, read-write control.This part can be equal to a functional component for the treatment of for product inside, by the communication interface of direct use product inside chip, can insert device internal control register to fault and carry out read-write operation.By fault being inserted the content control of device internal control register, realization is controlled the fault-signal type that the fault-signal generation module produces, and realizes that fault is inserted selection module failure signal inserts the control that whether enables with the insertion position.
As shown in Figure 5, the fault-signal generation module is according to the content of fault-signal generation control register in the communication control module, and control produces following various fault modes:
(1) level grows tall;
(2) level is long low;
(3) signal wire high-impedance state;
(4) the adjustable periodic pulse signal of pulsewidth;
(5) the adjustable single pulse signal of pulsewidth;
(6) the burst of pulses signal that number is adjustable, pulse width is adjustable.
As shown in Figure 6 and Figure 7, the fault-signal generation module directly can adopt the work clock of chip, or utilize chip and the unnecessary pin of programmable logic device (PLD) to introduce clock from the outside, and can carry out frequency division to it in inside, the pulse width variation scope of its generation can be provided with easily as required.Fault-signal produces control register and comprises fault type control register, output pulse width and output quantity control register.By fault type control register encoded control gating is inserted into fault-signal accordingly.When output pulse class signal, output pulse width and the width of output quantity control register gating pulse and the number of pulse.The fault-signal generation module is delivered to fault with the fault-signal that produces and is inserted an end of selecting the traffic pilot (MUX) in the module, is inserted by fault and selects module controls whether to insert fault-signal on interface signal.
Fault is inserted and is selected module to insert the content of selecting control register according to fault in the CPU Communications Control Interface, decoding produces selects control signal, deliver on the control end of the traffic pilot on the interface, output original signal or fault-signal on the insertion position of decision fault-signal and the interface signal, thereby the insertion and the recovery of realization fault-signal.
So we just can insert the mode of device internal register by writing fault, realize that very easily the fault of chip interface is inserted, and as shown in Figure 8, its operation steps is as follows:
1, configures test environment, setup test.This moment, product was in normal operating conditions, and is professional normal.
2, by being inserted into the CPU control interface of failure chip, insert the device communication control module with fault and carry out the information transmission, relevant configuration information Write fault is inserted the insertion of device internal fault selects the fault insertion of module to select control register, configure the abort situation that needs insertion, promptly on that signal, carry out fault and insert.
3, by being inserted into the CPU control interface of failure chip, insert the device communication control module with fault and carry out the information transmission, the fault-signal that relevant configuration information Write fault is inserted device internal fault signal generator module produces control register, configures the fault type that needs to insert (high and low, high resistant, pulse etc.).If the insertion pulse fault signal also needs the pulse high-low level width control register of config failure signal generator module, number of pulses control register simultaneously.
4, by being inserted into the CPU control interface of failure chip, insert the device communication control module with fault and carry out the information transmission, relevant configuration information Write fault is inserted the insertion of device internal fault select the fault insertion of module to select control register, enable fault and insert.
5, whether checkout object working condition meets expected results, and incongruent words are carried out relative recording and analysis.
6, by being inserted into the CPU control interface of failure chip, insert the device communication control module with fault and carry out the information transmission, relevant configuration information Write fault is inserted the insertion of device internal fault select the fault insertion of module to select control register, stop fault and insert.If what insert is pulse fault signal, will stops fault automatically after pulse output is finished and insert.
7, whether checkout object working condition meets expected results, and incongruent words are carried out relative recording and analysis.
8, continue test, repeat the 1-7 step, carry out next fault and insert test.
From above-mentioned to specific descriptions of the present invention as can be seen, can improve the measurability of veneer by method of the present invention, enrich the fault-tolerance method of testing, insert means for tolerating measure provides a kind of simple, powerful online fault, can finish the simulation of following polytype signal fault
(1) signal wire grows tall;
(2) the signal line length is low;
(3) signal wire open circuit (high resistant);
(4) the signal wire monopulse inserts;
(5) signal wire burst of pulses signal inserts;
(6) signal line states continuous oscillation;
Thereby finish product inside chip, functional unit partial failure or all failure of removal simulations, do not need extra rub-out signal generating unit, reduced cost; The fault microcosmic that inserts is controlled, and favorable repeatability can guarantee to insert the rub-out signal of expection, each fault-signal unanimity of inserting.Can solve outside artificial fault when inserting control accuracy low, the fault-signal consistance is bad, signal line states and the inconsistent problems such as (can't drag down fully as clock signal) of expection.Improved the test effect; Operability is good, need not to put manually-operateds such as probe and welding, has improved testing efficiency; Easy to use, software inserts the control of the cpu i/f realization of device to fault insertion apparatus module by fault, can specify arbitrarily which signal is carried out fault insertion, the fault type of insertion, the trouble duration that inserts, packaged test event can well incorporate automatic test; Fault is inserted the portable good of apparatus module, its inner core rub-out signal generation module, the signal that produces can be shared for all pins, take resource seldom, irrelevant with the function that veneer and logic itself realize, as long as the veneer inside chip has cpu i/f, just can adopt this method.

Claims (10)

1, a kind of product fault-tolerance method of testing, it is characterized in that, fault is inserted device at the dissimilar fault simulation signal of the inner generation of product, described fault is inserted device between the signaling interface and chip functions module of chip internal, and and has the two-way signaling path between the signaling interface of described chip internal and the described chip functions module, the control of the CPU control interface by product inside, described fault simulation signal can insert the signaling interface of described chip internal and the signal flow between the described chip functions module selectively, by control to described fault simulation signal, automatically determine the insertion type and the insertion position of described fault simulation signal, thus analog equipment built-in function cell mesh or all inefficacies.
2, product fault-tolerance method of testing according to claim 1, it is characterized in that: described fault simulation signal comprises: grow tall, long low, high-impedance state, recurrent pulse, monopulse or the adjustable burst of pulses signal of number.
3, product fault-tolerance method of testing according to claim 2, it is characterized in that: fault is inserted device and is arranged in programmable logic device (PLD), and and has the two-way signaling path between the signaling interface of programmable logic device (PLD), the control of the CPU control interface by product inside, fault simulation signal can be inserted the signal flow between the signaling interface of the signaling interface of programmable logic device (PLD) and described chip internal selectively.
4, product fault-tolerance method of testing according to claim 1 is characterized in that: the step that fault simulation signal inserts comprises:
(1) definite fault type that needs insertion;
(2) definite abort situation that needs insertion;
(3) enable fault and insert, whether the working condition of checkout object meets expected results, if do not meet then carry out relative recording and analysis;
(4) config failure inserts and to stop, and whether the working condition of checkout object meets expected results, if do not meet then carry out relative recording and analysis.
5, according to claim 1 or 3 described product fault-tolerance method of testings, it is characterized in that: it is the unit entity that adopts the describing mode realization of hardware language that described fault is inserted device.
6, a kind of fault is inserted device, it is characterized in that comprising communication control module, fault-signal generation module and fault insertion selection module, communication control module inserts with fault-signal generation module and fault respectively selects module to link to each other, described communication control module comprises control signal interface and control register, cpu control bus carries out read-write operation by the control signal interface to control register, and fault-signal type that the control fault signal generator module produces and fault are inserted the fault-signal insertion of selecting module and enabled and the insertion position; Associated control signal is passed to the fault-signal generation module to described communication control module and fault is inserted the selection module, with the insertion type and the insertion position of definite fault simulation signal, thus analog equipment built-in function cell mesh or all inefficacies.
7, fault according to claim 8 is inserted device, it is characterized in that: described control register comprises that fault-signal produces control register and fault is inserted the selection control register;
Described fault-signal produces control register and comprises:
The fault type control register that is used for control fault signal generator module output fault-signal type;
The output pulse width control register that is used for the gating pulse width; With
The output number of pulses control register that is used for gating pulse quantity;
Described fault is inserted the fault-signal insertion of selecting the control register control fault to insert the selection module and is enabled and the insertion position.
8, fault according to claim 9 is inserted device, it is characterized in that: described fault-signal generation module is deciphered the content of fault type control register, obtain the control signal of fault-signal traffic pilot, control traffic pilot gating is inserted into fault-signal accordingly, and sends into fault and insert in the selection module.
9, fault according to claim 9 is inserted device, it is characterized in that: described fault is inserted the content of selecting module that fault is inserted the selection control register and is deciphered, produce and select control signal, the insertion position of control fault signal and the insertion of fault-signal and recovery.
10, fault according to claim 10 is inserted device, it is characterized in that: described fault-signal generation module directly adopts the work clock of chip, or utilizes chip and the unnecessary pin of programmable logic device (PLD) to introduce the various types of fault simulation signals of clock generating from the outside.
CNB2005100724362A 2005-05-11 2005-05-11 Method for testing product fault-tolerant performance and fault inserting device thereof Expired - Fee Related CN100439930C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2005100724362A CN100439930C (en) 2005-05-11 2005-05-11 Method for testing product fault-tolerant performance and fault inserting device thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2005100724362A CN100439930C (en) 2005-05-11 2005-05-11 Method for testing product fault-tolerant performance and fault inserting device thereof

Publications (2)

Publication Number Publication Date
CN1862266A CN1862266A (en) 2006-11-15
CN100439930C true CN100439930C (en) 2008-12-03

Family

ID=37389737

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005100724362A Expired - Fee Related CN100439930C (en) 2005-05-11 2005-05-11 Method for testing product fault-tolerant performance and fault inserting device thereof

Country Status (1)

Country Link
CN (1) CN100439930C (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI463153B (en) * 2012-03-30 2014-12-01 Atomic Energy Council Triple-redundant failure auto-detector of analog output module

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101262370B (en) * 2008-04-17 2011-09-14 华为技术有限公司 Disaster tolerance rehearsal method, device and server
US8630103B2 (en) * 2011-06-15 2014-01-14 Power Integrations, Inc. Method and apparatus for programming a power converter controller with an external programming terminal having multiple functions
CN110632408B (en) * 2018-06-25 2022-07-05 北京天诚同创电气有限公司 Electronic equipment testing method and device for simulating power grid fault
CN117539703B (en) * 2024-01-10 2024-04-23 长城信息股份有限公司 Memory bank anti-reverse-insertion device and method
CN118075315A (en) * 2024-04-22 2024-05-24 南京仁芯科技有限公司 Vehicle-mounted SerDes chip, vehicle-mounted data transmission system comprising same and vehicle

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4875209A (en) * 1988-04-04 1989-10-17 Raytheon Company Transient and intermittent fault insertion
US6108807A (en) * 1997-07-28 2000-08-22 Lucent Technologies Inc. Apparatus and method for hybrid pin control of boundary scan applications
CN1450355A (en) * 2002-04-08 2003-10-22 华为技术有限公司 Signal fault injection machine
CN1450740A (en) * 2002-04-08 2003-10-22 华为技术有限公司 Multi-function fault implanting machine
CN1463031A (en) * 2002-05-28 2003-12-24 华为技术有限公司 Fault-telerance method and system of testing chip for boundary scanning
CN1548972A (en) * 2003-05-10 2004-11-24 华为技术有限公司 Apparatus for testing electric power system

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4875209A (en) * 1988-04-04 1989-10-17 Raytheon Company Transient and intermittent fault insertion
US6108807A (en) * 1997-07-28 2000-08-22 Lucent Technologies Inc. Apparatus and method for hybrid pin control of boundary scan applications
CN1450355A (en) * 2002-04-08 2003-10-22 华为技术有限公司 Signal fault injection machine
CN1450740A (en) * 2002-04-08 2003-10-22 华为技术有限公司 Multi-function fault implanting machine
CN1463031A (en) * 2002-05-28 2003-12-24 华为技术有限公司 Fault-telerance method and system of testing chip for boundary scanning
CN1548972A (en) * 2003-05-10 2004-11-24 华为技术有限公司 Apparatus for testing electric power system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
容错机制测评中的故障注入模型及应用算法. 孙峻朝,王建莹,杨孝宗.计算机研究与发展,第36卷第11期. 1999
容错机制测评中的故障注入模型及应用算法. 孙峻朝,王建莹,杨孝宗.计算机研究与发展,第36卷第11期. 1999 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI463153B (en) * 2012-03-30 2014-12-01 Atomic Energy Council Triple-redundant failure auto-detector of analog output module

Also Published As

Publication number Publication date
CN1862266A (en) 2006-11-15

Similar Documents

Publication Publication Date Title
US6286114B1 (en) Enhanced embedded logic analyzer
US6247147B1 (en) Enhanced embedded logic analyzer
US7610526B2 (en) On-chip circuitry for bus validation
EP1890234B1 (en) Microcomputer and method for testing the same
CN100439930C (en) Method for testing product fault-tolerant performance and fault inserting device thereof
US9482719B2 (en) On-the-fly test and debug logic for ATPG failures of designs using on-chip clocking
US8381050B2 (en) Method and apparatus for increased effectiveness of delay and transition fault testing
US20040267479A1 (en) Automatic self test of an integrated circuit component via AC I/O loopback
CN101071155A (en) Device and method for realizing border-scanning multi-link test
US6772369B2 (en) System observation bus
US20020163351A1 (en) Method for producing test patterns for testing an integrated circuit
US7231565B2 (en) Method for performing built-in and at-speed test in system-on-chip
US8145963B2 (en) Semiconductor integrated circuit device and delay fault testing method thereof
CN111722968A (en) Hardware debugging method, device and system and readable storage medium
US7458042B2 (en) Debugger of an electric circuit manufactured based on a program in hardware description language
US5680407A (en) Device for testing multiple pulling resistor connections using a single test point
EP1677195A2 (en) Enhanced embedded logic analyzer
CN111752780B (en) Self-adaptive interconnection system and method for JTAG (joint test action group) components of server
JP5176962B2 (en) Printed board connection test apparatus and method
CN114609510A (en) Test control circuit and test control method for processor
CN116324439A (en) High speed functional protocol based testing and debugging
Ferry FPGA-based universal embedded digital instrument
JP3574103B2 (en) Integrated circuit and test method thereof
US20030115523A1 (en) Apparatus and method for analysis and troubleshooting of electronic devices
Floyd et al. Real-time on-board bus testing

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20081203

Termination date: 20160511