CN100423283C - Novel channel structure phase change storage - Google Patents

Novel channel structure phase change storage Download PDF

Info

Publication number
CN100423283C
CN100423283C CNB200610029177XA CN200610029177A CN100423283C CN 100423283 C CN100423283 C CN 100423283C CN B200610029177X A CNB200610029177X A CN B200610029177XA CN 200610029177 A CN200610029177 A CN 200610029177A CN 100423283 C CN100423283 C CN 100423283C
Authority
CN
China
Prior art keywords
phase
phase change
change material
channel structure
memory cell
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB200610029177XA
Other languages
Chinese (zh)
Other versions
CN1901217A (en
Inventor
林殷茵
廖菲菲
汤庭鳌
陈邦明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fudan University
Silicon Storage Technology Inc
Original Assignee
Fudan University
Silicon Storage Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fudan University, Silicon Storage Technology Inc filed Critical Fudan University
Priority to CNB200610029177XA priority Critical patent/CN100423283C/en
Publication of CN1901217A publication Critical patent/CN1901217A/en
Application granted granted Critical
Publication of CN100423283C publication Critical patent/CN100423283C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Semiconductor Memories (AREA)

Abstract

This invention relates to a storage unit of a new channel structure in a phase change storage device characterizing that the phase change material is distributed on side walls of the channel, different storage units share the lower electrode of the channel bottom and a same gate transistor connected with gate transistors, which utilizes the thickness of phase change material to control the contact area and nm diameter is reached to break through the limit of the photo-etch condition. This invented storage structure can reduce operation current and increase storage density without occupying extra silicon chip area.

Description

A kind of novel channel structure phase change storage
Technical field
The invention belongs to microelectronics technology, be specifically related to a kind of novel channel structure phase change storage.
Background technology
Along with progressively popularizing of portable electric appts, the market of nonvolatile memory is increasing.FLASH is the main flow in present nonvolatile memory market, accounts for more than 90%.But can not be owing to be used for the floating boom of stored charge among the FLASH along with the development of integrated circuit technology attenuate unrestrictedly, therefore can't be with the technology sustainable development.It is generally acknowledged that at present FLASH will be difficult to go beyond the 32nm process node.Therefore on research and development non-volatile memory technology of future generation, carrying out keen competition in the world.This is phase transition storage (Phase Change Memory wherein, abbreviation PCM) demonstrated great competitiveness, in all many-sides such as read or write speed, read-write number of times, data hold time, cellar area, many-valued realizations great superiority is arranged all, be considered to one of the strongest competitor of the non-volatile memory technology mainstream product in the market of future generation (1)
The basic principle of phase transition storage is: the chalcogenide compound material can be under signal of telecommunication effect, and at polycrystalline and amorphous two alternate generation reversible transitions, correspondingly, reversible variation takes place between low-resistance and high resistant resistance, thereby can be used for the storage of information 1 or 0.The chalcogenide compound material also often is called phase-change material, and what extensively adopt at present is GeSbTe (GST) compound or the material that obtains after mixing based on GeSbTe.Normally used phase change memory structure is the 1T1R structure, and its physical structure and circuit structure are respectively shown in Fig. 1 a and b.The subject matter that present restriction phase transition storage really is applied is that it is too big to convert the needed write-operation current of amorphous state to from crystalline state, causes peripheral circuit excessive, therefore is restricted at aspects such as power consumption and integration densities.Reducing phase transformation active area (active area) as far as possible is one of main thought that reduces write-operation current.In the structure shown in Figure 1, the phase transformation active area is as the metal closures of bottom electrode and the contact area of phase-change material, and the area size is to be determined by the photoetching technique of preparing the embolism figure.
At present in the world, utilize and to reduce phase-change material and electrode contact surface and amass the work that reduces write-operation current and mainly contain: SAMSUNG adopts ring type structure, and bottom electrode is done circlewise (2)ST company adopts μ trench structure, and electrode material is laid in the groove (3)These two kinds of structures all are to limit contact area with contact electrode thickness, effectively reduce write current.
Summary of the invention
The objective of the invention is to propose a kind of new channel structure phase change storage unit, this structure can utilize the thickness of phase-change material self to limit the phase transformation active area, therefore can break through the restriction of etching condition on thickness direction, drops to Nano grade.
The phase transition storage of the groove structure that the present invention proposes, its phase-change material is distributed in trenched side-wall, beneath trenches is the metal closures as bottom electrode, and metal closures links to each other with the memory cell gate tube, the shared bottom electrode of channel bottom and the gate tube that is communicated with bottom electrode of being positioned at of different memory cell; The trenched side-wall top is a top electrode, and the top electrode size is then controlled by etching condition.In this structure, the phase transformation active area of single memory cell is by the width decision of the thickness and the top electrode of phase-change material.The thickness of phase-change material can not retrained by etching condition to reduce size, therefore can utilize the thickness of phase-change material self to reduce the phase transformation active area, reduces write-operation current.Through it is carried out hot emulation, found that under identical contact area, groove structure reduces by 24% write-operation current (as Fig. 3) than conventional 1T1R structure.
Photoetching top electrode all on each limit of groove is worn a memory cell under the top electrode, so the present invention can form a plurality of memory cells, and number from 1 to 64.A plurality of phase-change memory cells are shared a gate tube, reach to reduce the memory cell area occupied, improve the purpose of memory integration density.
Preparation process of the present invention is: make the metal closures 2 that is used to connect above gate tube 1 one sides, deposit insulating medium layer 3 and chemico-mechanical polishing (CMP) stop layer 4 successively then, perforate on metal closures (being groove 5), toward groove 5 interior deposit skim phase-change materials 6, in the groove that has covered phase-change material, fill up dielectric 7 more then.With CMP device surface is polished afterwards, grind off outer unnecessary phase-change material and the dielectric of groove.CMP stops at stop layer 4, at last at device surface deposition insulating material 8, carves electrode hole 9 above investing the phase-change material of recess sidewall, and plated metal forms the top electrode 10 of phase change resistor.
Description of drawings
(a) and (b) are respectively the physical structure and the circuit diagram of traditional phase transition storage 1T1R memory cell among Fig. 1.
Fig. 2 is novel channel structure phase change storage element circuit schematic diagram.
Fig. 3 is the novel channel structure phase change storage of simulation and traditional 1T1R memory write electric current comparison diagram.
Fig. 4 is for forming metal-oxide-semiconductor.
Fig. 5 is for forming metal closures.
Fig. 6 is deposit dielectric and CMP stop layer material.
Fig. 7 is perforate on metal closures.
Fig. 8 deposit phase-change material.
Fig. 9 deposit dielectric.
Figure 10 CMP stops at stop layer.
Figure 11 deposit dielectric.
The perforate of Figure 12 top electrode.
Figure 13 makes up top electrode.
Two electrode vertical views of the novel channel structure phase change storage band of Figure 14.
Number in the figure: 1-gate tube (metal-oxide-semiconductor); 2-metal closures (bottom electrode); The 3-dielectric; 4-CMP stop layer material; The 5-groove; The 6-phase-change material; The 7-dielectric; The 8-dielectric; The perforate of 9-top electrode; The 10-top electrode
Embodiment
Fig. 3~Figure 12 has provided a kind of concrete operations flow process diagram of the inventive method.Further introduce this novel channel structure phase change storage unit below in conjunction with diagram.Its making step is as follows:
Produce the MOS gate tube according to 0 25 μ m CMOS technologies,, deposit insulating medium layer 0.5 μ mSiO then as Fig. 4 2, carve the contact hole of diameter 0 25 μ m, then depositing metal tungsten in the hole, the formation connector is as Fig. 5.The 0.1 μ m SiO of deposit successively 2Insulating medium layer and 0.01 μ m chemico-mechanical polishing (CMP) stop layer SiN are as Fig. 6.Perforate on metal closures again (being groove 5), length and width all are 0.25 μ m, as Fig. 7.Toward groove 5 interior deposit one deck 50nmGST, as Fig. 8.In the groove that has covered phase-change material, fill up SiO again 2, as Fig. 9.With CMP device surface is polished afterwards, grind off outer unnecessary GST and the SiO of groove 2, CMP stops at stop layer SiN, as Figure 10.0.5 μ mSiO in the last device surface deposit 2, as Figure 11, investing above the GST of recess sidewall and carving diameter 0.25 μ m electrode hole, as Figure 12.Splash-proofing sputtering metal in the electrode hole forms the top electrode contact of phase change resistor, as Figure 13.
List of references:
(1)Stefan?Lai,Current?status?of?the?phase?change?memory?and?its?future,in?IEEE?IEDM2003-255.
(2)Y.J.Song?etal.Advanced?Ring?Type?Contact?Technology?for?High?DensityPhase?Change?Memory,Proceedings?of?ESSDERC,Grenoble,France,2005.
(3)F.Pellzzer?etal.NovelμTrench?Phase-Change?Memory?Cell?for?Embedded?andStand-Alone?Non-Volatile?Memory?Applications,Symposium?on?VLSI?Technology?Digest?ofTechnical?Papers,2004,18.
(4) a kind of method that improves phase transition storage density and realize circuit Chinese patent application numbers 200510110252.0, the blue or green Li Ying soup of the woods Yin Yin Liu Xin fourth benefit front yard old nation of huge legendary turtle is bright.

Claims (3)

1. channel structure phase change storage, it is characterized in that: phase-change material is distributed in trenched side-wall, beneath trenches is the metal closures as bottom electrode, and metal closures links to each other with the memory cell gate tube, the shared bottom electrode of channel bottom and the gate tube that is communicated with bottom electrode of being positioned at of different memory cell; The trenched side-wall top is a top electrode, and the top electrode size is controlled by etching condition; The phase transformation active area of single memory cell is by the width decision of the thickness and the top electrode of phase-change material.
2. channel structure phase change storage according to claim 1 is characterized in that utilizing phase-change material self thickness to control the phase transformation active area.
3. channel structure phase change storage according to claim 1 is characterized in that a plurality of top electrodes are arranged simultaneously on the trenched side-wall that phase-change material depends on, form a plurality of memory cells, and the number of memory cell is 1 to 64.
CNB200610029177XA 2006-07-20 2006-07-20 Novel channel structure phase change storage Expired - Fee Related CN100423283C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB200610029177XA CN100423283C (en) 2006-07-20 2006-07-20 Novel channel structure phase change storage

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB200610029177XA CN100423283C (en) 2006-07-20 2006-07-20 Novel channel structure phase change storage

Publications (2)

Publication Number Publication Date
CN1901217A CN1901217A (en) 2007-01-24
CN100423283C true CN100423283C (en) 2008-10-01

Family

ID=37657025

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB200610029177XA Expired - Fee Related CN100423283C (en) 2006-07-20 2006-07-20 Novel channel structure phase change storage

Country Status (1)

Country Link
CN (1) CN100423283C (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8189372B2 (en) * 2008-02-05 2012-05-29 International Business Machines Corporation Integrated circuit including electrode having recessed portion
CN102097374B (en) * 2009-12-15 2013-07-17 中芯国际集成电路制造(上海)有限公司 Phase change random access memory and manufacturing method thereof
US8524599B2 (en) * 2011-03-17 2013-09-03 Micron Technology, Inc. Methods of forming at least one conductive element and methods of forming a semiconductor structure
CN103972385B (en) * 2013-02-01 2017-06-20 厦门博佳琴电子科技有限公司 A kind of embedded phase change memory and its manufacture method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040166604A1 (en) * 2003-02-25 2004-08-26 Samsung Electronics Co. Ltd. Phase changeable memory cells and methods of fabricating the same
JP2005032855A (en) * 2003-07-09 2005-02-03 Matsushita Electric Ind Co Ltd Semiconductor storage device and its fabricating process
US20050127347A1 (en) * 2003-12-12 2005-06-16 Suk-Hun Choi Methods for fabricating memory devices using sacrificial layers and memory devices fabricated by same
US20060097341A1 (en) * 2004-11-05 2006-05-11 Fabio Pellizzer Forming phase change memory cell with microtrenches
CN1787224A (en) * 2004-12-09 2006-06-14 旺宏电子股份有限公司 Memory cell mfg.method,memory cell and phase-change memory cell

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040166604A1 (en) * 2003-02-25 2004-08-26 Samsung Electronics Co. Ltd. Phase changeable memory cells and methods of fabricating the same
JP2005032855A (en) * 2003-07-09 2005-02-03 Matsushita Electric Ind Co Ltd Semiconductor storage device and its fabricating process
US20050127347A1 (en) * 2003-12-12 2005-06-16 Suk-Hun Choi Methods for fabricating memory devices using sacrificial layers and memory devices fabricated by same
US20060097341A1 (en) * 2004-11-05 2006-05-11 Fabio Pellizzer Forming phase change memory cell with microtrenches
CN1787224A (en) * 2004-12-09 2006-06-14 旺宏电子股份有限公司 Memory cell mfg.method,memory cell and phase-change memory cell

Also Published As

Publication number Publication date
CN1901217A (en) 2007-01-24

Similar Documents

Publication Publication Date Title
TWI520272B (en) Three dimensional memory array architecture
EP2417600B1 (en) Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines
CN101267017B (en) A tube phase change memory unit structure and its making method
CN104520994B (en) The method that ladder wordline is formed in the three dimensional nonvolatile memorizer with vertical bit lines
CN1992368B (en) Semiconductor device and method of manufacturing the same
JP5243755B2 (en) Thin film phase change memory cell formed on a silicon-on-insulator substrate, method of forming the same, and integrated circuit including one or more memory cells
US20140335671A1 (en) Non-volatile memory having 3d array of read/write elements with vertical bit lines and select devices and methods thereof
CN110943102B (en) Three-dimensional integrated circuit structure of high-density phase change memory
CN105304638A (en) Three-dimensional phase change memory structure and manufacturing structure
CN105393357A (en) 3D non-volatile memory having low-current cells and fabrication thereof
CN103069603A (en) Phase change memory cell in semiconductor chip and method for fabricating the phase change memory cell
WO2017084237A1 (en) Three-dimensional memory and preparation method therefor
CN100423283C (en) Novel channel structure phase change storage
CN101101961A (en) Phase change memory unit with loop phase change material and its making method
CN101262005A (en) Phase change storage unit using Schottky base diode as selection tube and its making method
CN102332530B (en) Memory cell with spacer heating electrode and phase change material and preparation method
CN108807667A (en) A kind of three-dimensional stacked memory and preparation method thereof
TW201620172A (en) Resistive memory device and fabrication method thereof
CN103137860A (en) Nonvolatile three-dimensional semiconductor memory device and preparation method thereof
CN101101962A (en) Gallium-adulterated Ga3Sb8Te1 phase change memory unit and its making method
CN101882627A (en) Phase change memory device and manufacturing method thereof
CN111029362A (en) Preparation method of high-density phase change memory three-dimensional integrated circuit structure
CN103904214B (en) A kind of two-dimentional phase change memory unit structure and its manufacture method
CN102832338B (en) A kind of limiting structure phase transition storage and preparation method thereof
CN104078563A (en) Phase change memory, forming method of phase change memory and phase change memory array

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20081001

Termination date: 20140720

EXPY Termination of patent right or utility model