CN100396594C - Method for making and releasing sacrificial layer by using salient point based on silicon substrate - Google Patents

Method for making and releasing sacrificial layer by using salient point based on silicon substrate Download PDF

Info

Publication number
CN100396594C
CN100396594C CNB2005100119897A CN200510011989A CN100396594C CN 100396594 C CN100396594 C CN 100396594C CN B2005100119897 A CNB2005100119897 A CN B2005100119897A CN 200510011989 A CN200510011989 A CN 200510011989A CN 100396594 C CN100396594 C CN 100396594C
Authority
CN
China
Prior art keywords
silicon substrate
silicon nitride
silicon
film
sacrificial layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2005100119897A
Other languages
Chinese (zh)
Other versions
CN1884040A (en
Inventor
石莎莉
陈大鹏
欧毅
谢常青
叶甜春
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Microelectronics of CAS
Original Assignee
Institute of Microelectronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Microelectronics of CAS filed Critical Institute of Microelectronics of CAS
Priority to CNB2005100119897A priority Critical patent/CN100396594C/en
Publication of CN1884040A publication Critical patent/CN1884040A/en
Application granted granted Critical
Publication of CN100396594C publication Critical patent/CN100396594C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Micromachines (AREA)
  • Drying Of Semiconductors (AREA)
  • Pressure Sensors (AREA)

Abstract

The present invention relates to a method for making and releasing a sacrificial layer by utilizing projected spots arranged on a silicon substrate. The present invention has the processing steps that a silicon nitride film is deposited on a silicon substrate (100); a chromium film is deposited on the surface of the silicon substrate, photolithography and dechromisation are carried out on the silicon substrate, and partial deep silicon nitride film is etched to form a reversed ladder-shaped window; the chromium film deposition, the photolithography, the dechromisation, silicon nitride film etching and degumming are carried out on the surface of the silicon substrate; the silicon substrate is etched to form a reversed ladder-shaped etch pit and projected spots; a silicon dioxide film sacrificial layer is deposited on the surface; the surface is treated by photoetching, base rubber coating, surface deposition of a chromium film, stripping, silicon dioxide film hole etch, dechromisation and cleaning; a silicon nitride film is deposited on the surface; a chromium film is deposited on the surface, the photolithography and the dechromisation are carried, and the silicon nitride film and the silicon dioxide film are respectively etched into an etching groove; the silicon dioxide film sacrificial layer is etched and released; the silicon nitride film is deposited on the surface, and the etching groove is sealed.

Description

Employing is based on the method for prominent some making of silicon substrate and releasing sacrificial layer
Technical field
The invention belongs to one of MEMS (MEMS) key manufacture in the microelectric technique, promptly adopt method based on prominent some making of silicon substrate and releasing sacrificial layer.
Background technology
In MEMS (MEMS) manufacturing technology, the silicon substrate surface micromachining technology is an important component part, has avoided body silicon deep processing longitudinally, with integrated circuit technology better compatibility is arranged, and helps the integrated of structural devices and treatment circuit.In silicon substrate surface micromachined process, " sacrifice layer " technology that applies to is made unsettled beam, film or cavity structure, in the releasing sacrificial layer process or after the sacrifice layer formation, last structure sheaf is easy to take place and the silicon substrate adhesion phenomenon, generally adopts the method for etching in the sacrifice layer, the prominent point of deposit, prevents adhesion, many weeks, this method technology is loaded down with trivial details, and the time of etching sacrificial layer is longer, the requirement of incompatibility large-scale production.
Summary of the invention
The purpose of this invention is to provide the method for a kind of employing based on prominent some making of silicon substrate and releasing sacrificial layer, it utilizes the anisotropic etch of silicon substrate in corrosive liquid to go out down trapezoidal hole and the prominent point of triangle, prevents in the releasing sacrificial layer process or sacrifice layer formation upward structure sheaf and silicon substrate adhesion afterwards.
For achieving the above object, technical solution of the present invention provides a kind of based on the method that adopts prominent some making of silicon substrate and releasing sacrificial layer, and its step is as follows:
Step 1,<100 deposition silicon nitride film on the silicon chip;
Step 2, surface deposition chromium thin film, photoetching is dechromised, and etched portions degree of depth silicon nitride film forms trapezoidal window;
Step 3, surface deposition chromium thin film, photoetching is dechromised, and will fall the SiN at trapezoidal window place XFilm etches into till the silicon substrate, removes photoresist;
Step 4, corrosion silicon substrate form trapezoidal etch pit and prominent point;
Step 5, surface deposition silica membrane sacrifice layer;
Step 6, photoetching, bottoming glue, the surface deposition chromium thin film is peeled off, and the etching silicon dioxide membrane pores is dechromised, the cleaning treatment surface;
Step 7, surface deposition silicon nitride film;
Step 8, surface deposition chromium thin film, photoetching is dechromised, etch silicon nitride film and silica membrane etching tank;
Step 9, corrosion discharge the silica membrane sacrifice layer;
Step 10, surface deposition silicon nitride film, the seal erosion groove.
Described employing is made based on the prominent point of silicon substrate and the method for releasing sacrificial layer, in the described step 1,<100〉thickness of deposition silicon nitride film is 2.4-2.6 μ m on the silicon chip, is to adopt low-pressure chemical vapor deposition (LPCVD) method to obtain.
Described employing is dashed forward based on silicon substrate, and point is made and the method for releasing sacrificial layer, in the described step 2, and surface electronic beam evaporation chromium thin film, optical lithography, the wet method isotropism is dechromised, and uses SF 6Gas, with the silicon nitride film of the power isotropic etching 2.2-2.3 μ m degree of depth of the flow of 110-130sccm and 40-60w, form and fall trapezoidal window.
Described employing is dashed forward based on silicon substrate, and point is made and the method for releasing sacrificial layer, in the described step 3, and surface electronic beam evaporation chromium, optical lithography, the wet method isotropism is dechromised, and uses SF 6And CHF 3Gas, respectively with the flow of 70-90sccm and 130-150sccm, under the power condition of upper/lower electrode 60-65w and coil 400-450w, continue the anisotropic etching silicon nitride film falling trapezoidal window place, till being carved into silicon substrate, remove photoresist with acetone.
Described employing is based on the method for prominent some making of silicon substrate and releasing sacrificial layer, in the described step 4, with wet method anisotropic etch method corrosion silicon substrate, adopting concentration is that the KOH solution of 35%-40% corrode silicon 1.8-2 μ m under 80-85 ℃ of condition, forms to fall trapezoidal etch pit and the triangle point of dashing forward.
Described employing is based on the method for prominent some making of silicon substrate and releasing sacrificial layer, and in the described step 5, the thickness of surface deposition silica membrane sacrifice layer is 1-2 μ m, is to adopt low-pressure chemical vapor deposition (LPCVD) method to obtain.
Described employing in the described step 6, is optical lithography based on the method for prominent some making of silicon substrate and releasing sacrificial layer, with oxygen, with the power bottoming glue of the flow of 50-70sccm and 10-12w about 1 minute, surface electronic beam evaporation chromium thin film is peeled off with acetone, uses SF 6Gas, with the power isotropic etching silica membrane hole of flow and the 60-70w of 35-40sccm, the silica membrane hole is of a size of 2 μ m * 2 μ m, spends chrome liquor wet method isotropism and dechromises, and uses the deionized water rinsing treatment surface.
Described employing is based on the method for prominent some making of silicon substrate and releasing sacrificial layer, and in the described step 7, the thickness of deposition silicon nitride film is 1-1.2 μ m, is to adopt low-pressure chemical vapor deposition (LPCVD) method to obtain.
Described employing in the described step 8, is optical lithography based on the method for prominent some making of silicon substrate and releasing sacrificial layer, uses oxygen, feels secure glue about 1 minute with the flow of 50-70sccm and the power of 10-12w, and the surface evaporation chromium thin film is peeled off with acetone, uses SF 6Gas, with the flow of 50-70sccm and power isotropic etching silicon nitride film and the silica membrane etching tank of 60-70w, be carved into till the underlying silicon nitride film always.
Described employing is based on the method for prominent some making of silicon substrate and releasing sacrificial layer, and in the described step 9, corrosion discharges the silica membrane sacrifice layer, is earlier with the NH that contains 40%-49%HF, 10%-12% 4The BHF wet method isotropic etch silica membrane sacrifice layer of F with deionized water, ethanol, acetone, ether displacement, is put in the cyclohexane solution successively at last, adopts the method for the solid-state distillation of cyclohexane to discharge the silica membrane sacrifice layer.
Described employing is based on the method for prominent some making of silicon substrate and releasing sacrificial layer, and in the described step 10, the thickness of surface deposition silicon nitride film is 3-3.2 μ m, is to adopt low-pressure chemical vapor deposition (LPCVD) method to obtain.
Characteristics of the present invention are to avoid the processing step of etching, the prominent point of deposit in sacrifice layer, and directly utilize the anisotropic etch of silicon substrate in corrosive liquid to go out down trapezoidal hole and the prominent point of triangle, its ratio of dashing forward is sharper by the prominent point that etching in sacrifice layer, deposit go out, and can more effectively prevent in the releasing sacrificial layer process or the sacrifice layer formation upward adhesion of structure sheaf and silicon substrate afterwards.This method is with low cost, the production efficiency height, and process stabilizing has very strong practical value.
The inventive method can obtain to prevent the sacrifice layer of adhesion, is suitable for large-scale production.
Description of drawings
Fig. 1-1 is to Fig. 1-the 9th, flow chart of the present invention;
Fig. 2-1 is to Fig. 2-the 10th, the flow chart of the invention process example.
The specific embodiment
Step of the present invention is as follows: 1,<100〉deposit silicon nitride (SiN on the silicon chip X) film; 2, surface deposition chromium thin film, photoetching is dechromised, etched portions degree of depth silicon nitride (SiN X) film, form trapezoidal window; 3, surface deposition chromium thin film, photoetching is dechromised, etch silicon nitride (SiN X) film, remove photoresist; 4, corrosion silicon substrate forms trapezoidal etch pit and prominent point; 5, surface deposition silica (SiO 2) the film sacrifice layer; 6, photoetching, bottoming glue, the surface deposition chromium thin film is peeled off, etching silicon dioxide (SiO 2) membrane pores, dechromise the cleaning treatment surface; 7, surface deposition silicon nitride (SiN X) film; 8, photoetching, bottoming glue, the surface deposition chromium thin film is peeled off, etch silicon nitride (SiN X) film and silica (SiO 2) the thin film corrosive groove; 9, corrosion discharges silica (SiO 2) the film sacrifice layer; 10, surface deposition silicon nitride (SiN X) film, the seal erosion hole.
Wherein, on silicon chip, use the thick silicon nitride (SiN of low-pressure chemical vapor deposition (LPCVD) method deposit 2.4-2.6 μ m X) after the film, use SF earlier 6Gas, with the silicon nitride (SiN of the power isotropic etching 2.2-2.3 μ m degree of depth of the flow of 110-130sccm and 40-60w X) film, form trapezoidal window, use SF 6And CHF 3Gas, respectively with the flow of 70-90sccm and 130-150sccm, under the power condition of upper/lower electrode 60-65w and coil 400-450w anisotropic etching silicon nitride (SiN X) film, till being carved into silicon substrate, remove photoresist with acetone.
Wherein, it is that the KOH solution of 35%-40% corrodes silicon under 80-85 ℃ of condition that the corrosion silicon substrate adopts concentration, and corrosion depth is 1.8-2 μ m, forms to fall trapezoidal etch pit and the prominent point of triangle.Surface low-pressure chemical vapor deposition (LPCVD) method deposit silica (SiO 2) thickness of film sacrifice layer is 1-2 μ m.
Wherein, isotropic etching silica (SiO 2) before the membrane pores, photo-etched, bottoming glue, steam chromium, peel off.Silica (SiO 2) membrane pores is of a size of 2 μ m * 2 μ m, adopts SF in the etching 6The power of gas, 60-70w, flow is suitable, adopts the flow of 35-40sccm.
Wherein, use low-pressure chemical vapor deposition LPCVD method deposit silicon nitride (SiN on the surface X) thickness of film is 1-1.2 μ m.
Wherein, isotropic etching silicon nitride (SiN X) film and silica (SiO 2) during the thin film corrosive groove, the length and width of etching tank are set as required.Adopt SF in the etching 6The power of gas, 50-70w, flow can be a little bigger, adopts the flow of 60-70sccm, be carved into underlying silicon nitride (SiN always X) till the film.
Wherein, corrosion discharges silica (SiO 2) the film sacrifice layer, be earlier with containing the HF of 40%-49%, the NH of 10%-12% 4The BHF wet method isotropic etch silica (SiO of F 2) the film sacrifice layer, with deionized water, ethanol, acetone, ether displacement, be put in the cyclohexane solution at last successively.When adopting the method for the solid-state distillation of cyclohexane, solution temperature to be dropped to below-15 ℃ earlier, environment is evacuated to vacuum, solution temperature is raised to more than 81 ℃ again, the taking-up silicon chip is finished in distillation.
Wherein, during the seal erosion groove, use low-pressure chemical vapor deposition (LPCVD) method deposit silicon nitride (SiN on the surface X) thickness of film is at least 3-3.2 μ m, just can seal up etching tank.
Conclusion is got up, flow process of the present invention as shown in Figure 1:
1, as Figure 1-1,<100〉on the silicon chip 101 with low-pressure chemical vapor deposition LPCVD method deposit silicon nitride (SiN X) film 102, thickness is 2.4-2.6 μ m.
2, shown in Fig. 1-2, the dark silicon nitride (SiN of first isotropic etching 2.2-2.3 μ m X) film 102 falls trapezoidal window, anisotropy is carved into silicon substrate with it again.
3, as Figure 1-3, adopting concentration is that the KOH solution of 35%-40% corrodes silicon under 80-85 ℃ of condition, and corrosion depth is 1.8-2 μ m, forms to fall trapezoidal etch pit and the prominent point 103 of triangle.
4, shown in Fig. 1-4, use low-pressure chemical vapor deposition (LPCVD) method deposit silica (SiO on the surface 2) film sacrifice layer 104, thickness is 1-2 μ m.
5, shown in Fig. 1-5, use SF 6Gas, with the flow of 35-40sccm and the power isotropic etching silica (SiO of 60-70w 2) film 104, etched hole is of a size of 2 μ m * 2 μ m.
6, shown in Fig. 1-6, use low-pressure chemical vapor deposition (LPCVD) method deposit silicon nitride (SiN on the surface X) film 105, thickness is 1-1.2 μ m.
7, shown in Fig. 1-7, use SF 6Gas, with the flow of 60-70sccm and the power isotropic etching silicon nitride (SiN of 50-70w X) film 105 and silica (SiO 2) film 104 etching tanks, be carved into underlying silicon nitride (SiN always X) till the film 102.
8, shown in Fig. 1-8, earlier with the NH that contains 40%-49%HF, 10%-12% 4The BHF wet method isotropic etch silica (SiO of F 2) film sacrifice layer 204, with deionized water, ethanol, acetone, ether displacement, be put at last in the cyclohexane solution successively, adopt the method for the solid-state distillation of cyclohexane to discharge silica (SiO 2) film sacrifice layer 204.
9, shown in Fig. 1-9, use low-pressure chemical vapor deposition (LPCVD) method deposit silicon nitride (SiN on the surface X) film 106, thickness is 3-3.2 μ m, the seal erosion groove.
Embodiment:
1, shown in Fig. 2-1,<100〉on the silicon chip 201 with low-pressure chemical vapor deposition (LPCVD) method deposit silicon nitride (SiN X) film 202, thickness is 2.4-2.6 μ m.
2, shown in Fig. 2-2, the silicon nitride (SiN that isotropic etching 2.2-2.3 μ m is dark X) 202 one-tenth of films fall trapezoidal window.
3, shown in Fig. 2-3, anisotropy will be fallen trapezoidal window and will be carved into silicon substrate.
4, shown in Fig. 2-4, adopting concentration is that the KOH solution of 35%-40% corrodes silicon under 80-85 ℃ of condition, and corrosion depth is 1.8-2 μ m, forms to fall trapezoidal etch pit and the prominent point 203 of triangle.
5, shown in Fig. 2-5, use low-pressure chemical vapor deposition (LPCVD) method deposit silica (SiO on the surface 2) film sacrifice layer 204, thickness is 1-2 μ m.
6, shown in Fig. 2-6, use SF 6Gas, with the flow of 35-40sccm and the power isotropic etching silica (SiO of 60-70w 2) film 204, etched hole is of a size of 2 μ m * 2 μ m.
7, shown in Fig. 2-7, use low-pressure chemical vapor deposition (LPCVD) method deposit silicon nitride (SiN on the surface X) film 205, thickness is 1-1.2 μ m.
8, shown in Fig. 2-8, use SF 6Gas, with the flow of 60-70sccm and the power isotropic etching silicon nitride (SiN of 50-70w X) film 205 and silica (SiO 2) film 204 etching tanks, be carved into underlying silicon nitride (SiN always X) till the film 202.
9, shown in Fig. 2-9, earlier with the NH that contains 40%-49%HF, 10%-12% 4The BHF wet method isotropic etch silica (SiO of F 2) film sacrifice layer 204, with deionized water, ethanol, acetone, ether displacement, be put at last in the cyclohexane solution successively, adopt the method for the solid-state distillation of cyclohexane to discharge silica (SiO 2) film sacrifice layer 204.
10, shown in Fig. 2-10, use low-pressure chemical vapor deposition (LPCVD) method deposit silicon nitride (SiN on the surface X) film 206, thickness is 3-3.2 μ m, the seal erosion groove.

Claims (11)

1. one kind based on adopting the prominent point of silicon substrate to make and the method for releasing sacrificial layer, it is characterized in that step is as follows:
Step 1,<100 deposition silicon nitride film on the silicon chip;
Step 2, surface deposition chromium thin film, photoetching is dechromised, and etched portions degree of depth silicon nitride film forms trapezoidal window;
Step 3, surface deposition chromium thin film, photoetching is dechromised, and with falling till the SiNx film at trapezoidal window place etches into silicon substrate, removes photoresist;
Step 4, corrosion silicon substrate form trapezoidal etch pit and prominent point;
Step 5, surface deposition silica membrane sacrifice layer;
Step 6, photoetching, bottoming glue, the surface deposition chromium thin film is peeled off, and the etching silicon dioxide membrane pores is dechromised, the cleaning treatment surface;
Step 7, surface deposition silicon nitride film;
Step 8, surface deposition chromium thin film, photoetching is dechromised, etch silicon nitride film and silica membrane etching tank;
Step 9, corrosion discharge the silica membrane sacrifice layer;
Step 10, surface deposition silicon nitride film, the seal erosion groove.
2. employing according to claim 1 is based on the method for prominent some making of silicon substrate and releasing sacrificial layer, it is characterized in that, in the described step 1,<100〉thickness of deposition silicon nitride film is 2.4-2.6 μ m on the silicon chip, be to adopt low-pressure chemical vapor deposition method to obtain.
3. employing according to claim 1 is dashed forward based on silicon substrate, and point is made and the method for releasing sacrificial layer, it is characterized in that, and in the described step 2, surface electronic beam evaporation chromium thin film, optical lithography, the wet method isotropism is dechromised, and uses SF 6Gas, with the silicon nitride film of the power isotropic etching 2.2-2.3 μ m degree of depth of the flow of 110-130sccm and 40-60w, form and fall trapezoidal window.
4. employing according to claim 1 is dashed forward based on silicon substrate, and point is made and the method for releasing sacrificial layer, it is characterized in that, and in the described step 3, surface electronic beam evaporation chromium, optical lithography, the wet method isotropism is dechromised, and uses SF 6And CHF 3Gas, respectively with the flow of 70-90sccm and 130-150sccm, under the power condition of upper/lower electrode 60-65w and coil 400-450w, continue the anisotropic etching silicon nitride film falling trapezoidal window place, till being carved into silicon substrate, remove photoresist with acetone.
5. employing according to claim 1 is based on the method for prominent some making of silicon substrate and releasing sacrificial layer, it is characterized in that, in the described step 4, with wet method anisotropic etch method corrosion silicon substrate, adopting concentration is that the KOH solution of 35%-40% corrode silicon 1.8-2 μ m under 80-85 ℃ of condition, forms to fall trapezoidal etch pit and the triangle point of dashing forward.
6. employing according to claim 1 is based on the method for prominent some making of silicon substrate and releasing sacrificial layer, it is characterized in that, in the described step 5, the thickness of surface deposition silica membrane sacrifice layer is 1-2 μ m, is to adopt low-pressure chemical vapor deposition method to obtain.
7. employing according to claim 1 is based on the method for prominent some making of silicon substrate and releasing sacrificial layer, it is characterized in that, in the described step 6, be optical lithography, with oxygen, with the power bottoming glue of the flow of 50-70sccm and 10-12w 0.9 ~ 1.1 minute, surface electronic beam evaporation chromium thin film is peeled off with acetone, uses SF 6Gas, with the power isotropic etching silica membrane hole of flow and the 60-65w of 35-40sccm, the silica membrane hole is of a size of 2 μ m * 2 μ m, spends chrome liquor wet method isotropism and dechromises, and uses the deionized water rinsing treatment surface.
8. employing according to claim 1 is characterized in that based on the method for prominent some making of silicon substrate and releasing sacrificial layer in the described step 7, the thickness of deposition silicon nitride film is 1-1.2 μ m, is to adopt low-pressure chemical vapor deposition method to obtain.
9. employing according to claim 1 is based on the method for prominent some making of silicon substrate and releasing sacrificial layer, it is characterized in that, in the described step 8, be optical lithography, with oxygen, with the power bottoming glue of the flow of 50-70sccm and 10-12w 0.9 ~ 1.1 minute, the surface evaporation chromium thin film is peeled off with acetone, uses SF 6Gas, with the flow of 50-70sccm and power isotropic etching silicon nitride film and the silica membrane etching tank of 60-70w, be carved into till the underlying silicon nitride film always.
10. employing according to claim 1 is characterized in that based on the method for prominent some making of silicon substrate and releasing sacrificial layer in the described step 9, corrosion discharges the silica membrane sacrifice layer, is earlier with the NH that contains 40%-49%HF, 10%-12% 4The BHF wet method isotropic etch silica membrane sacrifice layer of F successively with deionized water, ethanol, acetone, ether displacement, is put in the cyclohexane solution more at last, adopts the method for the solid-state distillation of cyclohexane to discharge the silica membrane sacrifice layer.
11. employing according to claim 1 is made based on the prominent point of silicon substrate and the method for releasing sacrificial layer, it is characterized in that in the described step 10, the thickness of surface deposition silicon nitride film is 3-3.2 μ m, is to adopt low-pressure chemical vapor deposition method to obtain.
CNB2005100119897A 2005-06-23 2005-06-23 Method for making and releasing sacrificial layer by using salient point based on silicon substrate Expired - Fee Related CN100396594C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2005100119897A CN100396594C (en) 2005-06-23 2005-06-23 Method for making and releasing sacrificial layer by using salient point based on silicon substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2005100119897A CN100396594C (en) 2005-06-23 2005-06-23 Method for making and releasing sacrificial layer by using salient point based on silicon substrate

Publications (2)

Publication Number Publication Date
CN1884040A CN1884040A (en) 2006-12-27
CN100396594C true CN100396594C (en) 2008-06-25

Family

ID=37582366

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005100119897A Expired - Fee Related CN100396594C (en) 2005-06-23 2005-06-23 Method for making and releasing sacrificial layer by using salient point based on silicon substrate

Country Status (1)

Country Link
CN (1) CN100396594C (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102259822B (en) * 2010-05-27 2015-02-04 上海华虹宏力半导体制造有限公司 Method for preparing pressure-sensitive sensor and method for forming cavity structure on silicon wafer
US9676606B2 (en) * 2015-04-29 2017-06-13 Taiwan Semiconductor Manufacturing Co., Ltd. Microelectromechanical systems (MEMS) structure to prevent stiction after a wet cleaning process
CN117318646A (en) * 2023-10-12 2023-12-29 中微龙图电子科技无锡有限责任公司 Manufacturing method of surface acoustic wave filter with temperature compensation function

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09115925A (en) * 1995-10-16 1997-05-02 Nec Corp Manufacturing method for field effect transistor
CN1211064A (en) * 1998-07-03 1999-03-17 北京大学 Polysilicon structure discharge technology for surface treatment
CN1295352A (en) * 1999-11-03 2001-05-16 光磊科技股份有限公司 Film-type device and its manufacture
US6596624B1 (en) * 1999-07-31 2003-07-22 International Business Machines Corporation Process for making low dielectric constant hollow chip structures by removing sacrificial dielectric material after the chip is joined to a chip carrier
CN1525527A (en) * 2003-09-17 2004-09-01 华东师范大学 Preparation method for silicon-based micro machine microwave/radiofrequency switch chip

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09115925A (en) * 1995-10-16 1997-05-02 Nec Corp Manufacturing method for field effect transistor
CN1211064A (en) * 1998-07-03 1999-03-17 北京大学 Polysilicon structure discharge technology for surface treatment
US6596624B1 (en) * 1999-07-31 2003-07-22 International Business Machines Corporation Process for making low dielectric constant hollow chip structures by removing sacrificial dielectric material after the chip is joined to a chip carrier
CN1295352A (en) * 1999-11-03 2001-05-16 光磊科技股份有限公司 Film-type device and its manufacture
CN1525527A (en) * 2003-09-17 2004-09-01 华东师范大学 Preparation method for silicon-based micro machine microwave/radiofrequency switch chip

Also Published As

Publication number Publication date
CN1884040A (en) 2006-12-27

Similar Documents

Publication Publication Date Title
CN100368786C (en) Method for producing heat shear stress sensor device based on new sacrifice layer process
CN101863452B (en) Production method of part for improving nanometer array structure on insulating substrate
Bien et al. Characterization of masking materials for deep glass micromachining
CN100485525C (en) Manufacturing process of MEMS impression template based on wet etching
CN100479102C (en) Stripping preparation method of graphics platinum/titanium metal thin film
CN100495653C (en) Method for making release sacrifice layer based on projection point of silicon lining
CN101462691B (en) Clearance forming method for etching sacrificial layer
EP0936663A3 (en) Porous region removing method and semiconductor substrate manufacturing method
KR100290852B1 (en) method for etching
CN100396594C (en) Method for making and releasing sacrificial layer by using salient point based on silicon substrate
CN101445218B (en) Fabrication method of Ti movable device
CN107316829B (en) Gas phase lithographic method and vapor etching device based on TMAH
CN112408314A (en) Multi-layer mask step-by-step etching method
CN103395740A (en) Method for selectively preparing porous silicon based on silicon on insulator
KR101992224B1 (en) Silicon etching liquid, silicon etching method, and microelectromechanical element
CN102001618B (en) Masking method for deep-etching multi-layer silicon structure by dry method
CN100373588C (en) Method for preparing organic molecule device with cross line array structure
CN101452873A (en) Shallow trench isolation process
CN105523520A (en) Manufacturing method for motion sensor of micro-electro-mechanical system
CN105023842B (en) A kind of recess etch method reinforced carbonization photoresist and combined with Si substrates
CN111099555B (en) Manufacturing method of glass cavity suitable for wafer level vacuum packaging
CN107265394A (en) A kind of front release tech of free standing structure
CN112079328A (en) T-shaped cantilever beam microstructure and processing method and application thereof
CN104843633A (en) Silicon anisotropic etching method
CN104591079B (en) A kind of processing method of micron of pipeline

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080625