CN100370546C - Data reproducing apparatus having phase difference corrector and data head detector - Google Patents
Data reproducing apparatus having phase difference corrector and data head detector Download PDFInfo
- Publication number
- CN100370546C CN100370546C CNB028294432A CN02829443A CN100370546C CN 100370546 C CN100370546 C CN 100370546C CN B028294432 A CNB028294432 A CN B028294432A CN 02829443 A CN02829443 A CN 02829443A CN 100370546 C CN100370546 C CN 100370546C
- Authority
- CN
- China
- Prior art keywords
- data
- signal
- phase difference
- phase
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000005070 sampling Methods 0.000 claims abstract description 47
- 238000001514 detection method Methods 0.000 claims abstract description 43
- 238000012937 correction Methods 0.000 claims abstract description 25
- 238000006243 chemical reaction Methods 0.000 claims description 5
- 239000000700 radioactive tracer Substances 0.000 claims description 5
- 238000012360 testing method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 35
- 230000033458 reproduction Effects 0.000 description 6
- 238000004364 calculation method Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- UNPLRYRWJLTVAE-UHFFFAOYSA-N Cloperastine hydrochloride Chemical compound Cl.C1=CC(Cl)=CC=C1C(C=1C=CC=CC=1)OCCN1CCCCC1 UNPLRYRWJLTVAE-UHFFFAOYSA-N 0.000 description 1
- 238000007476 Maximum Likelihood Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000003467 diminishing effect Effects 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B11/00—Recording on or reproducing from the same record carrier wherein for these two operations the methods are covered by different main groups of groups G11B3/00 - G11B7/00 or by different subgroups of group G11B9/00; Record carriers therefor
- G11B11/10—Recording on or reproducing from the same record carrier wherein for these two operations the methods are covered by different main groups of groups G11B3/00 - G11B7/00 or by different subgroups of group G11B9/00; Record carriers therefor using recording by magnetic means or other means for magnetisation or demagnetisation of a record carrier, e.g. light induced spin magnetisation; Demagnetisation by thermal or stress means in the presence or not of an orienting magnetic field
- G11B11/105—Recording on or reproducing from the same record carrier wherein for these two operations the methods are covered by different main groups of groups G11B3/00 - G11B7/00 or by different subgroups of group G11B9/00; Record carriers therefor using recording by magnetic means or other means for magnetisation or demagnetisation of a record carrier, e.g. light induced spin magnetisation; Demagnetisation by thermal or stress means in the presence or not of an orienting magnetic field using a beam of light or a magnetic field for recording by change of magnetisation and a beam of light for reproducing, i.e. magneto-optical, e.g. light-induced thermomagnetic recording, spin magnetisation recording, Kerr or Faraday effect reproducing
- G11B11/10502—Recording on or reproducing from the same record carrier wherein for these two operations the methods are covered by different main groups of groups G11B3/00 - G11B7/00 or by different subgroups of group G11B9/00; Record carriers therefor using recording by magnetic means or other means for magnetisation or demagnetisation of a record carrier, e.g. light induced spin magnetisation; Demagnetisation by thermal or stress means in the presence or not of an orienting magnetic field using a beam of light or a magnetic field for recording by change of magnetisation and a beam of light for reproducing, i.e. magneto-optical, e.g. light-induced thermomagnetic recording, spin magnetisation recording, Kerr or Faraday effect reproducing characterised by the transducing operation to be executed
- G11B11/10515—Reproducing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/10009—Improvement or modification of read or write signals
- G11B20/10222—Improvement or modification of read or write signals clock-related aspects, e.g. phase or frequency adjustment or bit synchronisation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/14—Digital recording or reproducing using self-clocking codes
- G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
- G11B20/1423—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code
- G11B20/1426—Code representation depending on subsequent bits, e.g. delay modulation, double density code, Miller code conversion to or from block codes or representations thereof
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
- G11B5/012—Recording on, or reproducing or erasing from, magnetic disks
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B7/00—Recording or reproducing by optical means, e.g. recording using a thermal beam of optical radiation by modifying optical properties or the physical structure, reproducing using an optical beam at lower power by sensing optical properties; Record carriers therefor
- G11B7/004—Recording, reproducing or erasing methods; Read, write or erase circuits therefor
- G11B7/005—Reproducing
- G11B7/0053—Reproducing non-user data, e.g. wobbled address, prepits, BCA
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The present invention has the purpose of providing a data reproduction device which can uses the phase high-precision synchronisation of the best sampling point between a reproduction data clock and reproduction signals even if the S/N ratio of the signals is low, can correctly detect a data head after reproduction, and is provided with a phase difference correction device and a data head detection device. In order to realize the purpose, the data reproduction device of the present invention uses a predetermined sampling clock to sample the reproduction signals after reproduction from an information medium. The present invention is characterized in that the data reproduction device comprises an A/D switching device, a phase difference and a best phase difference correction device, wherein the A/D switching device uses the sampling device to sample the reproduction signals; the phase difference detection device detects the phase difference between the best sampling point and the sampling clock of sampling signals sampled by the A/D switching device; the best phase difference correction device corrects the phase of the sampling point of the sampling signals to a best phase on the basis of the phase difference detected by the phase difference detection device. Thus, the sampling signals become sampled signals on the best sampling point.
Description
Technical field
The present invention relates to a kind of data reproducing device, the device that particularly relates to the device that differs and proofread and correct between a kind of detection signal and detect the data head.
Background technology
In a lot of fields such as data recording such as data source and sinks such as mobile phone and satellite communication, CD and disk or transcriber,, need carry out more jumbo transmission and record in order to handle a large amount of information.
In data reproducing devices such as in the past CD and disk,, must at first reproduce the synchronizing signal of the recorded head of expression for the data recovery after will reproducing becomes binary information data.Use PLL (phase lock circuitry) circuit to reproduce synchronizing signal.The simple principle of PLL is, working voltage control generator VCO (voltage-controlled oscillator) produces as the clock signal with the digitized benchmark of reproducing signal, and the phase place of the phase place of more described clock signal and reproducing signal, adjust the phase place of the clock signal of VCO generation, so that both phase places become predetermined relation.
Therefore, have that phase-locking to reproducing signal, phase place are selected, a preliminary phase bit detector during Frequency Synchronization, thereby differing between the sampling clock of reproducing signal and this reproducing signal of sampling detected.
Fig. 1 represents the playback system block diagram of data reproducing device in the past.The playback system of data reproducing device shown in Figure 1 mainly comprises: shaven head 102, receive from AGC104 and analog equalizer 105, A/D converter 106, digital waveform balanced device 107, demoder 108, phase difference detector 110, delayer 111, fine clock mark (FCM) detecting device 112, PLL 113 and the address mark detecting device 114 of the signals of shaven head 102 outputs, wherein said bare headed 102 to CD 101 illumination beams 103, and accept reflected light, convert thereof into electric signal from CD 101.
The playback system of data reproducing device in the past shown in Figure 1 uses the external clock mode to be reproduced as user data 130 from the MO signal 120 that CD 101 reproduces.
Herein, so-called external clock mode is a following manner: in the playback system of the data reproducing device in the past of Fig. 1, clock when reproducing data is not self to produce from the MO reproducing signal 120 that comprises information data, but PLL 113 is synchronized with by fine clock mark detecting device 112 detected signals 123, thereby the signal (being tangent push-pull signal 121 among Fig. 1) from the special clock sign that is marked at certainly on the medium reveals again produces the reproduction clock 124 that is caused by PLL.
Fig. 2 A is the synoptic diagram of the fine clock mark (FCM) 201 of record on the CD 101.In addition, Fig. 2 B is the synoptic diagram that only extracts the dish form of a magnetic track.And Fig. 2 C is the synoptic diagram that is produced the principle of external timing signal 124 by PLL113 from the fine clock mark signal.
Fine clock mark shown in Fig. 2 A (FCM) 201 uses light beam 103 to reproduce by shaven head 102.Fig. 2 B is as mentioned above by the synoptic diagram of shaven head 102 from the fine clock mark (FCM) 201 of CD 101 reproductions.Shown in Fig. 2 C, detect described reproduced fine clock mark (FCM) 201 by fine clock mark detecting device 112, thereby fine clock mark (FCM) 201 is as the FCM detection signal 123 that is extracted into pulse type and from 112 outputs of fine clock mark detecting device.By 113 pairs of described FCM detection signal 123 frequencys multiplication of PLL, thus clocking 124.
On the other hand, carry out the control of signal amplitude from the MO signal 120 that CD 101 reproduces by AGC 104 by shaven head 102, and undertaken after the wave shape equalization by analog waveform balanced device 105, use the clock after reproducing as mentioned above, sample by A/D converter 106.
But in the said external clock mode, as mentioned above, the frequency information of the sampling clock of sampling in order to reproduce data uses the fine clock mark from media reproducing.Therefore, because it is different physically with the detection system that detects MO signal 120 to detect the detection system of fine clock mark 123,, clock 124 after reproduction and MO signal 120 differ so being existed between the signal after the wave shape equalization 125.For reproducing signal is carried out optimum sampling, must adjust described differing.
Fig. 3 is the synoptic diagram of reproducing signal handling part of the playback system of data reproducing device in the past shown in Figure 1, uses described reproducing signal handling part to adjust above-mentioned differing.In Fig. 3, having what represent with the textural element of the identical numbering of Fig. 1 is identical textural element.
As shown in Figure 3, will carry out wave shape equalization sampled signal afterwards by digital waveform balanced device 107 and send to maximum match demoder 108 (ML: maximum match).And the signal based on by the most general quasi-solution sign indicating number device 108 decodings detects above-mentioned differing by phase difference detector 110.Then, according to the information that differs that obtains by described phase difference detector 110, change the retardation of the clock of PLL 113 outputs by analogue delay device 11.Consequently, make the phase place of external clock 126 and be used to sample and carry out the optimum pha-se synchronism of wave shape equalization MO signal 125 afterwards by analog waveform balanced device 105, thereby use external clock 126, the MO signal 125 after the wave shape equalization is sampled with correct phase place.As mentioned above, with the sampling clock of the best the MO signal 125 after the wave shape equalization is sampled.
On the other hand, according to coding techniques etc., the data-signal processing mode has obtained obvious improvement, though the SN of reproducing signal than low situation under, also can carry out the demodulation and the decoding of data.But, than low or exist under the situations such as change of signal amplitude, be difficult to carry out the phase-locking adjustment between the clock of the optimum sampling point of reproducing signal and sampling reproducing signal at the SN of reproducing signal.In order to carry out high-precision phase place adjustment, in technology in the past, existence must be guaranteed the problem of more phase place adjustment region on information medium, and then, for the detection that differs accurately, there is the problem of the scale increase of testing circuit.
In the past, after by the decoding of PRML (Partial Response Maximum Likelihood, partial response is mated fully) detection mode, detected the head of data by ODC (Optical Disk Controller, optical disc controller).But, in recent years, for the Turbo code of attempting being used for magnetic recording system being carried out data block coding and decoding, need be at the correct head of understanding the data after reproducing before the decoding of data.Therefore, in the system that uses described Turbo code, must under the data conditions of not missing a magnetic track, detect the head of the data after from information medium, reproducing reliably.
Summary of the invention
The present invention finishes in view of the above problems, even the phase place between the clock that its purpose is to provide a kind of S/N at signal also can be used in when low reproduces data and the optimum sampling point of reproducing signal is synchronous accurately, and can correctly detect data reproducing device head, that have difference correction device and data head pick-up unit of the data after the reproduction.
To achieve these goals, the present invention is following carries out:
(1) can differ simultaneously detect and the regional writing information medium of data head detection on the zone.
(2) use the nonsynchronous clock of phase place that the reproducing signal that reproduces from information medium is sampled by A/D converter, and obtain the signal of this sampling and the computing of the cross-correlated signal between the predetermined pattern.
(3) carry out signal behind the differential from the result's of computing cross-correlation signal with to described result's signal, detect differing and the data head between reproducing signal and the sampling clock.
(4) based on the detected information that differs in above-mentioned (3), select digital FIR (FiniteImpulse Response, finite impulse response (FIR)) coefficient of wave filter, and carry out the phase place adjustment by in digital FIR filter, the reproducing signal of described sampling being carried out interpolation filtering, thereby form correct phase place.
(5) or, based on the detected information that differs in above-mentioned (3), use delayer to change the retardation of sampling clock, thereby carry out FEEDBACK CONTROL, make that the clock to the A/D converter of reproducing signal sampling be the sampling clock of the best.
(6) then, based on detected data header information in above-mentioned (3), the start information of will decoding offers demoder.
Thus, compared with prior art, can SN than do not have under the lower condition amplitude influence of change, the high precision phase place is adjusted and the data head detection.
Description of drawings
Read following detailed explanation by the reference accompanying drawing, other purposes of the present invention, feature and advantage can be more clear.
Fig. 1 is the synoptic diagram of the playback system block diagram of data reproducing device in the past;
Fig. 2 A is the synoptic diagram of the fine clock mark on the disc;
Fig. 2 B is the synoptic diagram of the dish form of a magnetic track of extraction;
Fig. 2 C is the synoptic diagram that produces the principle of external timing signal from the fine clock mark signal;
Fig. 3 is the synoptic diagram of reproducing signal handling part;
Fig. 4 is the synoptic diagram of first embodiment of the structure of data reproducing device of the present invention;
Fig. 5 is the synoptic diagram of embodiment of the form of tracer signal;
Fig. 6 is the synoptic diagram of embodiment of the structure of interpolation type difference correction system;
Fig. 7 is the synoptic diagram of embodiment of the structure of cross-correlator;
Fig. 8 is the synoptic diagram of the relation between cross correlation value and its value of differentiating;
Fig. 9 A is that to differ be the synoptic diagram of second relation between 0% o'clock cross correlation value and its value of differentiating;
Fig. 9 B is that to differ be the synoptic diagram of second relation between 25% o'clock cross correlation value and its value of differentiating;
Fig. 9 C is that to differ be the synoptic diagram of second relation between 50% o'clock cross correlation value and its value of differentiating;
Figure 10 is the synoptic diagram of block diagram of embodiment of the structure of phase difference detector;
Figure 11 is the synoptic diagram of the embodiment of FIR Filter Structures;
Figure 12 is the sequential chart of embodiments of the invention;
Figure 13 is the synoptic diagram of second embodiment of the structure of data reproducing device of the present invention;
Figure 14 is the synoptic diagram of embodiment of the structure of difference correction system.
Embodiment
Below, be used to implement embodiments of the present invention with reference to description of drawings.
Fig. 4 shows first embodiment of the structure of using data reproducing device of the present invention.Among Fig. 4, having what represent with the textural element of Fig. 1 duplicate numbers is identical textural element.
In addition, Fig. 5 shows the embodiment of the form of tracer signal.As shown in Figure 5, tracer signal is made of a plurality of frames 501,511.Each frame 501 is made of synchronizing signal (Sync) 502 and data-signal (DATA) 503.In the form of this tracer signal, in order to calculate the synchronizing signal (Sync) 502 after the reproduction and the correlativity of predetermined synchronizing signal pattern, the big data of the auto-correlation with pattern when consistent are as synchronizing signal (Sync) 502.For example, with M sequence (greatly sequence) as synchronizing signal (Sync) 502, and and then, in order not to be subjected to the influence of obscuring (crosstalking) from adjacent track, select to produce the feedback method of the feedback register of M sequence by each magnetic track with having nothing in common with each other, thereby make relevant the diminishing of code of the synchronizing signal (Sync) 502 between the adjacent track.
First embodiment of the structure of data reproducing device of the present invention shown in Figure 4 compares with the data reproducing device in the past among Fig. 1 also has interpolation type difference correction system 401 between A/D converter 106 and digital waveform balanced device 107.
In data reproducing device of the present invention shown in Figure 4, MO signal 120 is after through AGC104 and analog waveform balanced device 105, and the nonsynchronous external clock 126 of optimum sampling point of the output signal 125 of use and analog waveform balanced device 105 carries out the A/D conversion.To carry out A/D signal 127 conversion, that be sampled by A/D converter 106 and offer interpolation type difference correction of the present invention system 401,, carry out difference correction, the adjustment of data head detection at this, and output.
Then, carried out difference correction signal afterwards and carried out wave shape equalization, in demoder 108, decoded then, be sent to ODC 109, be output as user data 130 from ODC 109 again by digital waveform balanced device 107.
Fig. 6 is the synoptic diagram of embodiment of the structure of shown in Figure 4 interpolation type difference correction of the present invention system 401.
Interpolation type difference correction system 401 shown in Figure 6 mainly comprises and differs detection system 601, proofreaies and correct node coefficient (the ッ プ Department number) selector switch 605 of the FIR wave filter 607 of sampled signal, FIR wave filter, postpones impact damper 606, header transmitter 608 to the input of FIR wave filter 607 based on differing the information interpolation.With regard to function, it is divided into and differs detection system 601 and FIR wave filter 607 two parts.
Shown in Figure 4 reproduce and the MO signal 125 that carries out after the wave shape equalization is sampled by A/D converter 106 use external clocks from CD 101 by shaven head 102.Then, signal 127 inputs with described sampling differ detection system 601.The signal 127 that is input to the sampling that differs detection system 601 is transfused to cross-correlator 602, and also input buffer 606.
Fig. 7 is the synoptic diagram of embodiment of the structure of cross-correlator 602.Cross-correlator 602 comprises that shift register 701, storage are as the register 702 of the pattern P of the synchronizing signal of benchmark, multiplier 703,704,705 and 706 and the summation instrument 707 that calculates the output summation of each multiplier.602 pairs of signals that are sampled of cross-correlator 127 carry out the computing cross-correlation shown in the following formula.Wherein, R is a cross correlation value, and S is a sampled signal, and P is the pattern of synchronizing signal (Sync) 502, and T is the interval of external clock 126, and L is the length of the pattern of synchronizing signal (Sync) 502.
Promptly, the value as the pattern P of the synchronizing signal of benchmark that is stored in the sampled value in the each several part of shift register 701 by 703,704,705 and 706 pairs of multipliers and is stored in the each several part of register 702 is carried out multiplying, and calculate the summation of the output of multiplier 703,704,705 and 706 by summation instrument 707, and described summation is exported as cross correlation value R.
The cross correlation value R that cross-correlator 602 is exported (among the figure with reference to numbering 610) and operation values R ' (cross reference number 611 among the figure) by the differential value (1-Ds:Ds represents the delay of a sampling clock) of the cross correlation value R of differentiator 603 differential are sent to mutually in the difference detector 604.
In phase difference detector 604, the simple crosscorrelation that is used for detected phase relatively door (mutually phase Seki than More ゲ one ト) mutually open during work, and calculate information of differing 613 and header positional information 612.
The notion that differs detection is described herein.Fig. 8 is the sampled value of synchronizing signal (Sync) 502 and as the synoptic diagram of relation between the cross correlation value between the pattern P of the synchronizing signal of benchmark and its value of differentiating.The transverse axis of Fig. 8 is represented the sampling time, shows the relation between the described cross correlation value and its value of differentiating when reproducing synchronizing signal (Sync) 502.Black circles sign (●) expression cross correlation value among the figure, the result that differentiates of roundel (zero) the expression cross correlation value of white.According to Fig. 8, because differential value is represented the variable quantity between 2, so the differential value of cross correlation value just postpones 1/2T than cross correlation value
s(T
sBe the sampling clock interval).And to the position that negative (or just) changes, the value of differentiating of cross correlation value is zero from just (or negative) at the variable quantity of cross correlation value.
Fig. 9 A is that to differ be the synoptic diagram of second relation between 0% o'clock cross correlation value and its value of differentiating.Fig. 9 B is that to differ be the synoptic diagram of second relation between 25% o'clock cross correlation value and its value of differentiating.Fig. 9 C is that to differ be the synoptic diagram of second relation between 50% o'clock cross correlation value and its value of differentiating.Identical with Fig. 8, black circles sign (●) the expression cross correlation value among the figure, the result that differentiates of roundel (zero) the expression cross correlation value of white.
Thus, detect the maximal value of cross correlation value, carry out the computing shown in the following formula then, thereby can obtain differing information p from the value of differentiating under this value of differentiating that calculates constantly and next sampling clock.
Wherein, x/T
sThe resolution of a sampling interval of expression.
Thus, can detect the best differs.In addition, the maximal value of cross correlation value is header positional information h.
Figure 10 is the synoptic diagram of block diagram of embodiment of the structure of phase difference detector 604.Phase difference detector 604 comprises that mainly maximum comparer 1001 and the best differ detection calculations device 1002.Phase difference detector 604 simple crosscorrelation comparison door 1010 open during work.Maximum comparer 1001 input simple crosscorrelation are door 1010 and cross correlation value 610 relatively.It is bigger than before this maximal value that the value of cross correlation value 610 becomes, and, in the moment that maximal value is updated, maximum comparer 1001 upgrades header positional information h (612) and output, and differs 1002 outputs of detection calculations device to the best and excite (Enable) signal 1011.And, use following formula to calculate and differ information p from differential cross correlation value 611.
Then, in the moment that simple crosscorrelation comparison door 1010 is closed, use maximum comparer 1001 and the best to differ detection calculations device 1002 and latch header information h (612) respectively and differ information p (613).
Then, read the signal that is sampled that is stored in the impact damper shown in Figure 6 606, and offer FIR wave filter 607 shown in Figure 6.On the other hand, the information that differs 613 that is differed 1002 outputs of detection calculations device by the best is provided for node coefficient selector switch 605 shown in Figure 6, thereby selects the node coefficient of FIR wave filter 607.
The sampled signal of reading from impact damper 606 is based on the information that differs 613 that is differed 1002 outputs of detection calculations device by the best, use is by node coefficient selector switch 605 selected node coefficients, in FIR wave filter 607, be correct sampled point, thereby carried out the phase place adjustment by interpolation.
Herein, showing according to what have cosine decline (cosine roll-off) characteristic is Qwest's function, the example when carrying out the adjustment of interpolation phase place.What have the cosine dropping characteristic is that Qwest's function is expressed from the next.
Wherein, r (0) ≠ 0, r (mT
s)=0:m=± 1, ± 2, Λ
In this case, as described belowly respectively come the node coefficient k
0, k
1, k
2, k
3, k
4Assignment.
Wherein, nodal point number is 5.
When realizing,, need large-scale circuit for carrying out above-mentioned computing with the circuit of reality.Therefore, in fact, preferably prepare the node coefficient with the corresponding quantity of resolution in advance, and use from wherein selecting.
Figure 11 is the synoptic diagram of embodiment of the structure of FIR wave filter 607.The FIR wave filter 607 of Figure 11 mainly comprises register 1101 to 1104, coefficient multiplier 1105 to 1109 and the totalizer 1110 of calculating the output summation of each coefficient multiplier 1105 to 1109.Above-mentioned node coefficient is offered each coefficient multiplier 1105 to 1109 of FIR wave filter 607, thereby the interpolation phase place of carrying out the sampled signal 615 of impact damper 606 outputs is adjusted.And the reproducing signal 614 that is carried out the adjustment of interpolation phase place by FIR wave filter 607 is sent to header transmitter 608 shown in Figure 6.
Then, the moment to operation of the present invention describes.Figure 12 is the sequential chart of embodiments of the invention.
MO signal 125 (A) expression of Figure 12 is reproduced from CD 101 by shaven head 102, and offers the MO signal 125 of A/D converter 106 via AGC 104 and analog waveform balanced device 105.MO signal 125 is made of a plurality of frame 501 grades as shown in Figure 5, and each frame 501 is made of synchronizing signal (Sync) 502 and data-signal (DATA) 503.
Boot trigger 410 (B) shown in Figure 12 is labeled as benchmark and generates, is used to carry out the record of data and the trigger pip of reproduction with address mark detecting device 114 detected address synchronization, and simple crosscorrelation comparison door 1010 (E) are the cleaning door that differs detection system 601 that benchmark generated, detected the information of differing and header positional information with boot trigger 410 (B).Above-mentioned interpolation type difference correction system 401 can realize by carrying out operation shown in Figure 12.
In Figure 12, during the free time of MO signal (A) (Idle), produce boot trigger signal 410 (B), begin pilot operationp according to described signal.Use sampling clock (C) to sample, and it is exported as the signal (D) after sampling by 106 pairs of MO signals of A/D converter (A).
Then, during simple crosscorrelation comparison door (E) was opened, cross-correlator 602 was carried out above-mentioned operation.Simple crosscorrelation compares the upper edge of door (E) from boot trigger (B), after during sizable with synchronizing signal (Sync), and tempus continuum γ.
Then, export by the signal 615 (F) after impact damper 606 delays from impact damper 606, and input FIR wave filter 607.In FIR wave filter 607, as mentioned above, produce interpolation sampled signal (G), and with its output.Consequently, optimum phase sampled signal (H) from simple crosscorrelation relatively the moment X that closes of door (E) switch to the optimum phase sampled value.
Then next, header transmitter 608 sends door (I) output optimum phase sampled data 620 (J) according to the header that is produced based on header positional information 612.
The following describes second embodiment of the structure of data reproducing device of the present invention.Figure 13 is the synoptic diagram of second embodiment of the structure of data reproducing device of the present invention.In Figure 13, having what represent with the textural element of Fig. 4 duplicate numbers is identical textural element.In second embodiment of the structure of data reproducing device of the present invention shown in Figure 13, have the detection system of differing 1301, based on by the described detection system 1301 detected information that differ that differ, produce phase delay information 613.And, same with Fig. 1, have the phase delay device 111 of delay sampling clock, thereby, use A/D converter 106 to carry out the sampling of wave shape equalizationization MO signal 125 afterwards with correct phase place.
Figure 14 illustrates the embodiment of the structure of difference correction system 1301 shown in Figure 13.In Figure 14, having what represent with the textural element of the identical numbering of Fig. 6 is identical textural element.The difference correction system 1301 of Figure 14 does not comprise node coefficient selector switch 605 and the FIR wave filter 607 of Fig. 6, and the information that differs 613 that phase difference detector 604 is exported feeds back to analogue delay device 111, thus the phase place of control external clock 126.And, use A/D converter 106, with correct phase place MO signal 125 is sampled.
As mentioned above, according to the present invention, even its purpose be to provide a kind of S/N at signal than low situation under, also can high-precise synchronization be used to reproduce the phase place between the optimum sampling point of the clock of data and reproducing signal, and can correctly detect data reproducing device head, that have difference correction device and data head pick-up unit that reproduces data.
Claims (12)
1. a data reproducing device uses predetermined sampling clock, and the reproducing signal that reveals again from information medium is sampled, and wherein, comprising:
The A/D conversion equipment is used to use described sampling clock that described reproducing signal is sampled;
Phase difference detection apparatus is used to detect by differing between the optimum sampling point of the sampled signal of described A/D conversion equipment sampling and the described sampling clock;
Best difference correction device based on differing by described phase difference detection apparatus is detected, to optimum phase, makes described sampled signal become the signal that is sampled on described optimum the phase correction of the sampled point of described sampled signal.
2. data reproducing device as claimed in claim 1 wherein, also has data head pick-up unit, and described data head pick-up unit has detection by the data head detecting unit of the head of the information data part of the sampled signal of described A/D conversion equipment sampling.
3. data reproducing device as claimed in claim 2, wherein, the described reproducing signal that reveals again from described information medium has the known predetermined pattern tight front, that be used to differ detection and information data head detection that is positioned at information data part, and detects this predetermined pattern by described difference correction device and described data head pick-up unit.
4. data reproducing device as claimed in claim 3 is characterized in that, for described known predetermined pattern, the two all uses phase difference detection apparatus and information data head detection device.
5. as claim 3 or 4 described data reproducing devices, it is characterized in that, described information medium has a plurality of track records of tracer signal, and the described known predetermined pattern that is configured in the described track record on the described information medium on the adjacent mutually track is separate, and turning down mutually between the described known predetermined pattern.
6. data reproducing device as claimed in claim 1 is characterized in that,
Described phase difference detection apparatus has computing cross-correlation device and best phase difference detection apparatus,
Described computing cross-correlation device carries out the computing cross-correlation between described sampled signal and the known predetermined pattern, obtains cross correlation value,
Described best phase difference detection apparatus has the device in the moment at the value of differentiating crosscut zero point of cross correlation value that detection obtains by described computing cross-correlation device.
7. data reproducing device as claimed in claim 2, it is characterized in that, described data head pick-up unit has: from the described cross correlation value that is obtained by the described described computing cross-correlation device of claim 6, detect correlationship between described sampled signal and the described known predetermined pattern device in the strong moment.
8. data reproducing device as claimed in claim 1 or 2 is characterized in that, described best difference correction device has the interpolation phase correction unit that carries out the interpolation phase correction based on the information of differing that is obtained by described phase difference detection apparatus.
9. data reproducing device as claimed in claim 8, it is characterized in that, described interpolation phase correction unit is a kind ofly to select or generate interpolated coefficients based on the described information of differing that obtains by described phase difference detection apparatus, and with the FIR wave filter of described interpolated coefficients as its filter coefficient.
10. data reproducing device as claimed in claim 1 or 2, it is characterized in that, described best difference correction device has the device of the phase-delay quantity of the described sampling clock of control, and the device of controlling described phase-delay quantity prolongs described sampling clock based on the described information of differing that is obtained by described phase difference detection apparatus, makes described sampling clock have best phase-delay quantity.
11. data reproducing device as claimed in claim 1 or 2, it is characterized in that, described phase difference detection apparatus only the simple crosscorrelation comparison door that generates based on the address synchronization mark that reproduces from described information medium open during in differ detecting operation, differ testing result in the moment storage that described simple crosscorrelation comparison door is closed, then, the described information that differs of output.
12. data reproducing device as claimed in claim 2, it is characterized in that, described data head pick-up unit only the simple crosscorrelation comparison door that generates based on the data-location signal of reproducing from described information medium open during in carry out data head detecting operation, in the moment storage data head testing result that described simple crosscorrelation comparison door is closed, then, export described data head position information.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2002/012531 WO2004051651A1 (en) | 2002-11-29 | 2002-11-29 | Data reproducing apparatus having phase difference corrector and data head detector |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1650365A CN1650365A (en) | 2005-08-03 |
CN100370546C true CN100370546C (en) | 2008-02-20 |
Family
ID=32448972
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB028294432A Expired - Lifetime CN100370546C (en) | 2002-11-29 | 2002-11-29 | Data reproducing apparatus having phase difference corrector and data head detector |
Country Status (6)
Country | Link |
---|---|
US (1) | US7193942B2 (en) |
EP (1) | EP1566806A4 (en) |
JP (1) | JP4121503B2 (en) |
CN (1) | CN100370546C (en) |
AU (1) | AU2002354139A1 (en) |
WO (1) | WO2004051651A1 (en) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7219037B2 (en) | 2002-10-24 | 2007-05-15 | Lecroy Corporation | High bandwidth oscilloscope |
US10659071B2 (en) | 2002-10-24 | 2020-05-19 | Teledyne Lecroy, Inc. | High bandwidth oscilloscope |
US7711510B2 (en) * | 2002-10-24 | 2010-05-04 | Lecroy Corporation | Method of crossover region phase correction when summing signals in multiple frequency bands |
EP1894296B1 (en) * | 2005-05-24 | 2011-04-13 | Finisar Corporation | Pattern-dependent phase detector for clock recovery |
JP4725445B2 (en) * | 2006-07-14 | 2011-07-13 | ソニー株式会社 | Playback device and tracking control method |
JP4658097B2 (en) * | 2006-07-27 | 2011-03-23 | パナソニック株式会社 | Pulse synchronous demodulator |
JP5017348B2 (en) * | 2009-10-26 | 2012-09-05 | ザインエレクトロニクス株式会社 | Transmission device, reception device, transmission / reception system, and image display system |
CN104734743B (en) * | 2013-12-24 | 2018-03-16 | 国家广播电影电视总局广播科学研究院 | bit synchronization method and device |
US9030768B1 (en) | 2014-04-18 | 2015-05-12 | Kabushiki Kaisha Toshiba | Controller, disk apparatus, and control method |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0751521A2 (en) * | 1995-06-27 | 1997-01-02 | Fujitsu Limited | Data reproduction method and apparatus |
US5703853A (en) * | 1994-07-29 | 1997-12-30 | Sony Corporation | Recording medium as well as recording apparatus and reproduction apparatus for the same |
CN1232319A (en) * | 1998-03-12 | 1999-10-20 | 日本电气株式会社 | Over-sampling type clock recovery circuit with power consumption reduced |
CN1234653A (en) * | 1998-03-12 | 1999-11-10 | 日本电气株式会社 | Power-consumption reduced over-sampling clock restore circuit |
JP2002109836A (en) * | 2000-10-02 | 2002-04-12 | Sharp Corp | Device and method for adjusting phase |
WO2002035528A1 (en) * | 2000-10-26 | 2002-05-02 | Sanyo Electric Co., Ltd. | Optical disk apparatus capable of adjusting phase of reproduction clock and phase adjustment method |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4673979A (en) * | 1984-06-15 | 1987-06-16 | Matsushita Electric Industrial Co., Ltd. | Digital data reproducing system |
JPH0567375A (en) | 1990-08-07 | 1993-03-19 | Ricoh Co Ltd | Recording and reproducing timing generator |
JPH05250816A (en) * | 1992-03-03 | 1993-09-28 | Toshiba Corp | Digital data recording and reproducing device |
JPH07320414A (en) | 1994-05-19 | 1995-12-08 | Olympus Optical Co Ltd | Signal reproducing device for optical disk device |
JP2927163B2 (en) * | 1993-11-30 | 1999-07-28 | 日本ビクター株式会社 | Information signal recording method and information signal recording device |
JPH0863904A (en) * | 1994-08-24 | 1996-03-08 | Nikon Corp | Data reproducing device |
JPH08153371A (en) * | 1994-09-30 | 1996-06-11 | Sony Corp | Data reproducing device |
US5946154A (en) | 1994-09-30 | 1999-08-31 | Sony Corporation | Data reproducing device using a high-pass fir filter |
JPH10188482A (en) * | 1996-10-29 | 1998-07-21 | Sony Corp | Circuit and method for reproducing digital signal |
KR100244767B1 (en) * | 1997-06-25 | 2000-02-15 | 전주범 | Selective sync/async partial responsive channel data detector of a digital magnetic recording/reproducing system |
JP2001357633A (en) * | 2000-06-12 | 2001-12-26 | Mitsubishi Electric Corp | Information reproducing device and information reproducing method |
JP2002175673A (en) | 2000-12-07 | 2002-06-21 | Nec Corp | Pll circuit, data detecting circuit and disk device |
JP2003022625A (en) * | 2001-07-10 | 2003-01-24 | Hitachi Ltd | Preamble pattern for magnetic recording, and magnetic recorder |
-
2002
- 2002-11-29 JP JP2004556778A patent/JP4121503B2/en not_active Expired - Lifetime
- 2002-11-29 CN CNB028294432A patent/CN100370546C/en not_active Expired - Lifetime
- 2002-11-29 EP EP02785987A patent/EP1566806A4/en not_active Ceased
- 2002-11-29 WO PCT/JP2002/012531 patent/WO2004051651A1/en active Application Filing
- 2002-11-29 AU AU2002354139A patent/AU2002354139A1/en not_active Abandoned
-
2005
- 2005-01-18 US US11/038,315 patent/US7193942B2/en not_active Expired - Lifetime
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5703853A (en) * | 1994-07-29 | 1997-12-30 | Sony Corporation | Recording medium as well as recording apparatus and reproduction apparatus for the same |
EP0751521A2 (en) * | 1995-06-27 | 1997-01-02 | Fujitsu Limited | Data reproduction method and apparatus |
CN1232319A (en) * | 1998-03-12 | 1999-10-20 | 日本电气株式会社 | Over-sampling type clock recovery circuit with power consumption reduced |
CN1234653A (en) * | 1998-03-12 | 1999-11-10 | 日本电气株式会社 | Power-consumption reduced over-sampling clock restore circuit |
JP2002109836A (en) * | 2000-10-02 | 2002-04-12 | Sharp Corp | Device and method for adjusting phase |
WO2002035528A1 (en) * | 2000-10-26 | 2002-05-02 | Sanyo Electric Co., Ltd. | Optical disk apparatus capable of adjusting phase of reproduction clock and phase adjustment method |
Also Published As
Publication number | Publication date |
---|---|
US20050122885A1 (en) | 2005-06-09 |
US7193942B2 (en) | 2007-03-20 |
AU2002354139A1 (en) | 2004-06-23 |
JPWO2004051651A1 (en) | 2006-04-06 |
EP1566806A4 (en) | 2007-09-05 |
WO2004051651A1 (en) | 2004-06-17 |
EP1566806A1 (en) | 2005-08-24 |
CN1650365A (en) | 2005-08-03 |
JP4121503B2 (en) | 2008-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1045545B1 (en) | Clock recovery apparatus | |
JPH08502393A (en) | Timing recovery circuit for synchronous waveform sampling | |
JPH0684289A (en) | Clock reproducing circuit for magnetic disk device | |
US7193942B2 (en) | Phase difference correction apparatus and data reproduction apparatus including data header detection apparatus | |
EP0473417B1 (en) | Digital signal reproducing apparatus | |
EP0407094B1 (en) | Digital signal reproducing apparatus | |
JPH031371A (en) | Recorded data demodulating circuit | |
US7511909B2 (en) | Sector based timing recovery for a readback signal | |
JP3492713B2 (en) | Timing playback device | |
US6687067B2 (en) | Perpendicular signal equalization and timing recovery using Hilbert transform | |
JPH03106226A (en) | Method and apparatus detecting synchronizing signal of sampling period from output signal of digital/analog converter | |
US3441921A (en) | Self-synchronizing readout with low frequency compensation | |
Newby et al. | High density digital recording using videocassette recorders | |
JP2004079015A (en) | Data reproducing device | |
KR100662601B1 (en) | Data reproducing apparatus having phase difference corrector and data head detector | |
JPH06343039A (en) | Phase detecting circuit and digital pll circuit | |
KR100198529B1 (en) | Device for recovering reproduction clock of multiplexed recording mode | |
Ko et al. | A robust digital timing recovery with asymmetry compensator for high speed optical drive systems | |
JP2000195191A (en) | Signal processing circuit of disk storage device and signal processing method thereof | |
JPS6222195B2 (en) | ||
JPS6217307B2 (en) | ||
JPS6062241A (en) | Phase control circuit | |
JP2003030930A (en) | Waveform equalizer | |
JPH0793909A (en) | Phase detection circuit | |
JPH07192405A (en) | Maximum liklihood decoder for digital signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CX01 | Expiry of patent term |
Granted publication date: 20080220 |
|
CX01 | Expiry of patent term |