CN100370448C - Control system of multi-channel serial ATA and control card thereof - Google Patents
Control system of multi-channel serial ATA and control card thereof Download PDFInfo
- Publication number
- CN100370448C CN100370448C CNB2005100021988A CN200510002198A CN100370448C CN 100370448 C CN100370448 C CN 100370448C CN B2005100021988 A CNB2005100021988 A CN B2005100021988A CN 200510002198 A CN200510002198 A CN 200510002198A CN 100370448 C CN100370448 C CN 100370448C
- Authority
- CN
- China
- Prior art keywords
- access right
- unit
- control
- control module
- access
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Information Transfer Systems (AREA)
Abstract
The present invention discloses a control system of a multi-channel SATA (Serial Advanced Technology Attachment) and a control card of the control system, which comprises a first SATA control module, a first access right arbitration unit, a second SATA control module, a second access right arbitration unit and a path selecting unit, wherein the first and the second access right arbitration units are used for running an arbitration calculation program to determine an access right and generating a selection signal to a path selecting module according to a calculation result in order to switch a data transmitting path to the SATA control module with the access right so as to reach the goal of the data access of the multi-channel SATA.
Description
Technical field
The present invention relates to a kind of hard-disk interface control system, particularly relate to a kind of storage area network (Storage Area Network, SAN) multi-channel serial ATA of system (Serial ATA, SATA) control system of being applied to.
Background technology
Arriving along with the information age, many enterprises solve significant data management and the problem of storing by storage area network (SAN) system, and the network architecture that the storage area network system is made up of memory device, by server join domain network the storage area network system is managed, when data wreck, the storage area network system can provide relevant remedial measures, with restore data to prerupture state, so as to reliability (Reliability) and the stability (Stability) that improves computer system.
In general, this class memory storage (for example, hard disk) transmission interface adopts small computer system interface (Small Computer System Interface mostly, SCSI), though the hard disk of small computer system interface has the fast advantage of transmission speed, but under the consideration with regard to whole manufacturing cost,, can't bear so expensive storage area network system to medium and small sized enterprises.
So, the hard disk of serial ATA transmission interface just is put in the design consideration, though present serial ATA transmission interface on data rate a little less than small computer system interface (SCSI), but its manufacturing cost can meet the requirement of medium-sized and small enterprises, have only the serial ATA transmission interface to have single pass interface specification, so for the storage area network system, its transmission channel is just obviously not enough.
Therefore, how to provide a kind of multichannel serial ATA interface data access control system,, become one of researchist's problem to be solved so as to reducing the cost of storage array network system.
Summary of the invention
Shortcoming and insurmountable problem in view of the prior art existence, the present invention proposes a kind of control system and control card thereof of multi-channel serial ATA, by an access right coordinator, so that obtain the serial ATA control module of access right hard disk is carried out data access operation, so as to reaching the purpose of multi-channel serial ATA interface data access.
So, for achieving the above object, the control system of multi-channel serial ATA disclosed in this invention, be in order to a hard disk carried out data access control, to comprise: the first serial ATA control module, the first access right arbitration unit, the second serial ATA control module, second access right arbitration unit and the path selection module.
The first serial ATA control module control in order to hard disk is carried out data access, and the first serial ATA controller also comprises:
The Network Transmission unit connects a Local Area Network in order to the first serial ATA control module to be provided, and to transmit or to receive relevant data and control command, wherein the Network Transmission unit comprises a local area network (Ethernet) port.
First access right arbitration (Arbitration) unit, be arranged in the first serial ATA control module, wherein the first access right arbitration unit can be formula grid array able to programme (Field Programmable Gate Array, FPGA) or high complexity programmable logic device (PLD) (Complex Programmable Logic Device, CPLD) or the like other planning logic device able to programme.
The control chip unit is connected with Network Transmission unit and hard disk control module, in order to the circuit working of Control Network transmission unit and hard disk control module.
Microprocessor unit is connected with the control chip unit, in order to the signal of processing controls chip unit.
The hard disk control module receives the data from Local Area Network, after obtaining access right, in order to hard disk is carried out data access operation, is connected to path selection unit by serial ATA interface.
The second serial ATA control module control in order to hard disk is carried out data access, and the second serial ATA control module also comprises:
The Network Transmission unit connects a Local Area Network in order to the second serial ATA control module to be provided, and to transmit or to receive relevant data and control command, wherein the Network Transmission unit comprises a local area network (Ethernet) port.
Second access right arbitration (Arbitration) unit, be arranged in the second serial ATA control module, be connected with the first access right arbitration unit, by an arbitration calculation program, with the access right of decision to the hard disc data transmission, and according to operation result generation selection signal, wherein the second access right arbitration unit can be other planning logic device able to programme of formula grid array able to programme (FPGA) or high complexity programmable logic device (PLD) (CPLD) or the like.
The control chip unit is connected with Network Transmission unit and hard disk control module, in order to the circuit working of Control Network transmission unit and hard disk control module.
Microprocessor unit is connected with the control chip unit, in order to the signal of processing controls chip unit.
The hard disk control module receives the data from Local Area Network, after obtaining access right, in order to hard disk is carried out data access operation, is connected to path selection unit by serial ATA interface.
Path selection module, be connected with first and second serial ATA control module, has the multi-path data transmission channel, according to selecting signal, selectivity switch data transmission path, so that obtain the serial ATA controller of access right hard disk is carried out data access operation, wherein path selection module can be made up of a multiplexer (Multiplexer).
In addition, the invention discloses a kind of control card of serial ATA for achieving the above object,, comprising in order to a hard disk is carried out data access control:
The Network Transmission unit connects a Local Area Network in order to the control card that serial ATA interface is provided, and to transmit or to receive relevant data and control command, wherein the Network Transmission unit comprises a local area network port.
The access right arbitration unit, be arranged in the control card of serial ATA interface, wherein the access right arbitration unit can be formula grid array able to programme (Field Programmable Gate Array, FPGA) or high complexity programmable logic device (PLD) (Complex Programmable Logic Device, CPLD) or the like other planning logic device able to programme.
The control chip unit is connected with Network Transmission unit and hard disk control module, in order to the circuit working of Control Network transmission unit and hard disk control module.
Microprocessor unit is connected with the control chip unit, in order to the signal of processing controls chip unit.
The hard disk control module receives the data from Local Area Network, after obtaining access right, in order to hard disk is carried out data access operation.
In addition, the invention also discloses a kind of multi-channel serial ATA control method, comprise the steps: for achieving the above object
At first, send access requirement message to another access right arbitration unit; Judge the content of response message; If receive the busy condition response message, then after waiting for one period schedule time, get back to and send the step of access requirement message to another access right arbitration unit.
If receive the idle state response message, then expression obtains access right, and produces a selection signal; Then, path selection unit switches transmission path according to the selection signal that receives gives the serial ATA control module that obtains access right, to carry out data access control.
Control system and control card thereof by this multi-channel serial ATA, by the access right coordinator, provide the serial ATA that obtains access right to carry out data read/write operation, so that single pass SATA control card has the function of multichannel data transfer path, so as to reaching the purpose that reduces storage array network (SAN) system cost.
Describe the present invention below in conjunction with the drawings and specific embodiments, but not as a limitation of the invention.
Description of drawings
Figure 1 shows that system block diagram of the present invention; And
Figure 2 shows that flow chart of steps of the present invention.
Wherein, Reference numeral is as follows:
10-Network Transmission unit
The 100-first serial ATA control module
The 11-first access right arbitration unit
12-control chip unit
The 13-microprocessor unit
14-hard disk control module
The 150-LAN
20-Network Transmission unit
The 200-second serial ATA control module
The 21-second access right arbitration unit
22-control chip unit
The 23-microprocessor unit
24-hard disk control module
The 30-path selection module
The 40-hard disk
Embodiment
With reference to Fig. 1, be system block diagram of the present invention, comprising: the first serial ATA control module 100, the first access right arbitration unit 11, the second serial ATA control module 200, the second access right arbitration unit 21 and path selection module 30.
The first serial ATA control module 100 control in order to hard disk 40 is carried out data access (for example, read or write), and the first serial ATA control module 100 also comprises:
The first access right arbitration unit 11, be arranged in the first serial ATA control module 100, be connected with the Network Transmission unit 10 and the second access right arbitration unit 21 respectively, according to the data and the control command that receive, and by an arbitration calculation program, whether obtain access right with decision, and produce the selection signal, make 100 pairs of hard disks of the first serial ATA control module 40 carry out data access control by obtaining access right according to operation result.
Wherein the first access right arbitration unit 11 can be formula grid array able to programme (Field ProgrammableGate Array, FPGA) or high complexity programmable logic device (PLD) (Complex Programmable Logic Device, CPLD) or the like other planning logic device able to programme.
Hard disk control module 14 is connected with control chip unit 12, receives the data from Local Area Network 150, after obtaining access right, in order to hard disk 40 is carried out data access operation, is connected to path selection unit 30 by serial ATA interface.
The second serial ATA control module 200 control in order to hard disk 40 is carried out data access (for example, read or write), and the second serial ATA control module 200 also comprises:
The second access right arbitration unit 21, be connected with the Network Transmission unit 20 and the first access right arbitration unit 11 respectively, by an arbitration calculation program, with the decision access right, and according to operation result generation selection signal, and the first access right arbitration unit 11 and the second access right arbitration unit 21 are also connected to path selection module 30, are sent to path selection module 30 will select signal.
Wherein the second access right arbitration unit 21 can be other planning logic device able to programme of formula grid array able to programme (FPGA) or high complexity programmable logic device (PLD) (CPLD) or the like.
Hard disk control module 24 is connected with control chip unit 22, receives the data from Local Area Network 150, after obtaining access right, in order to hard disk 40 is carried out data access operation, is connected to path selection unit 30 by serial ATA interface.
Then, with reference to Fig. 2, be flow chart of steps of the present invention.At first, the first serial ATA control module 100 and the second serial ATA control module 200 be respectively by relevant data and the access command of Network Transmission unit (10 and 20) reception, hard disk is carried out the operation of data read/write.
The first serial ATA control module 100 and the second serial ATA control module 200 are by an arbitration calculation program, with the decision access right.And arbitration calculation program is explained by following example, when the first serial ATA control module 100 receives data and control command, promptly send access requirement message to the second access right arbitration unit 21 (step 300) by the first access right arbitration unit 11, and the second access right arbitration unit 21 responds a status message according to current state after receiving access requirement message.
Next, judge the content (step 301) of response message, if busy condition message, then the first access right arbitration unit 11 is got back to step 300 after waiting for a schedule time (step 302).
If the second access right arbitration unit, 21 response idle state message, represent that promptly the present second access right arbitration unit 21 does not carry out data read/write operation to hard disk 40, and after the first access right arbitration unit 11 receives the idle state response message, promptly obtain access right, then, it produces one and selects signal to path selection module 30 (step 303), with the switch data transmission path, and hard disk 40 is carried out data read/write operation in next bus cycles (Cycle), wherein when if the first serial ATA control module 100 and the second serial ATA control module 200 are sent access requirement message simultaneously mutually and are arrived the other side, then determine that in random number calculation mode wherein a side obtains access right, the opposing party then enters waiting status, to finish arbitration calculation program.
And path selection module 30 is switched corresponding transmission path to the serial ATA control module (step 304) that obtains access right according to the selection signal that receives, to carry out data transfer operation, wherein path selection module 30 can be reached operational requirements by multiplexer (Multiplexer).
In addition, above-mentionedly receive relevant data and the situation of access command explains with the first serial ATA control module 100, when if the second serial ATA control module 200 receives relevant data and access command, then sending access by the second access right arbitration unit 21 requires message to the first access right arbitration unit 20, and the deciding means that access right obtains as above, do not repeat them here.
Control system and control card thereof by this multi-channel serial ATA, except single pass serial ATA control card can be reached the function of multipath access, also by the access right arbitration unit, make the accessing operation of data more efficient, so as to purpose that reaches the multi-channel serial ATA data transmission and the purpose that reduces storage array network (SAN) system cost.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.
Claims (12)
1. the control system of a multi-channel serial Advanced Technology Attachment is characterized in that, in order to a hard disk is carried out data access control, comprising:
One first Serial Advanced Technology Attachment control module is carried out data access operation in order to control described hard disk;
One first access right arbitration unit is arranged in the described first Serial Advanced Technology Attachment control module;
One second Serial Advanced Technology Attachment control module is connected with the described first Serial Advanced Technology Attachment control module, carries out data access operation in order to control described hard disk;
One second access right arbitration unit, be arranged in the described second Serial Advanced Technology Attachment control module, carry out an arbitration calculation program with the described first access right arbitration unit, when wherein this arbitration calculation program comprises the steps: that this first Serial Advanced Technology Attachment control module receives data and control command, send access requirement message to this second access right arbitration unit by this first access arbitration unit; This second access right arbitration unit responds a status message to this first access right arbitration unit according to current state after receiving access requirement message; After this first access right arbitration unit receives the idle status response message of the second access right arbitration unit, then produce one and select signal, receive the busy status response message of the second access right arbitration unit after, then continue to wait for; And when if the first Serial Advanced Technology Attachment control module and the second Serial Advanced Technology Attachment control module are sent access requirement message simultaneously mutually and are arrived the other side, then determine that in random number calculation mode wherein a side obtains access right, the opposing party then enters waiting status; And
One path selection module, be connected with described first and the described second Serial Advanced Technology Attachment control module, according to described selection signal-selectivity switch data transmission path so that described first or the described second Serial Advanced Technology Attachment control module described hard disk is carried out data access control.
2. control system according to claim 1 is characterized in that, the described first Serial Advanced Technology Attachment control module also comprises:
One Network Transmission unit is in order to provide a data transmission channel, to be connected to a Local Area Network;
One hard disk control module is in order to carry out data access operation to described hard disk;
One control chip unit is in order to control the operation of described Network Transmission unit and described hard disk control module; And
One microprocessor unit is in order to handle the signal of described control chip unit.
3. control system according to claim 2 is characterized in that, described Network Transmission unit comprises a local area network port.
4. control system according to claim 1 is characterized in that, the described second Serial Advanced Technology Attachment control module also comprises:
One Network Transmission unit is in order to provide a data transmission channel, to be connected to a Local Area Network;
One hard disk control module is in order to carry out data access operation to described hard disk;
The operation of described Network Transmission unit and described hard disk control module is controlled in one control chip unit; And
One microprocessor unit is in order to handle the signal of described control chip unit.
5. control system according to claim 4 is characterized in that, a local area network port is drawn together in described Network Transmission unit.
6. control system according to claim 1 is characterized in that described path selection module is made up of a multiplexer.
7. control system according to claim 1 is characterized in that, the described first access right arbitration unit is made up of a formula grid array able to programme.
8. control system according to claim 1 is characterized in that, the described first access right arbitration unit is made up of a high complexity programmable logic device (PLD).
9. the control card of a Serial Advanced Technology Attachment is characterized in that, in order to a hard disk is carried out data access control, comprising:
One Network Transmission unit is in order to provide a data transmission channel, to be connected to a Local Area Network;
One hard disk control module receives the data from described Local Area Network, in order to described hard disk is carried out the data access operation;
The operation of described Network Transmission unit and described hard disk control module is controlled in one control chip unit;
One microprocessor unit is in order to handle the signal of this control chip unit; And
One access right arbitration unit, reception is from the order of described Local Area Network, and carry out an arbitration calculation program with the access right arbitration unit of another Serial Advanced Technology Attachment control card, when wherein this arbitration calculation program comprises the steps: that this Serial Advanced Technology Attachment control card receives data and control command, send the access right arbitration unit of access requirement message to another Serial Advanced Technology Attachment control card by this access arbitration unit; This another access right arbitration unit responds a status message to this access right arbitration unit according to current state after receiving access requirement message; After this access right arbitration unit receives the idle status response message of this another access right arbitration unit, then produce one and select signal, receive the busy status response message of this another access right arbitration unit after, then continue to wait for; And if this Serial Advanced Technology Attachment control card and this another Serial Advanced Technology Attachment control card send access requirement message simultaneously mutually when arriving the other side, then determine that in random number calculation mode wherein a side obtains access right, the opposing party then enters waiting status, so as to described hard disk being carried out data access control.
10. control card according to claim 9 is characterized in that, described Network Transmission unit comprises a local area network port.
11. control card according to claim 9 is characterized in that, described access right arbitration unit is made up of a formula grid array able to programme.
12. control card according to claim 9 is characterized in that, described access right arbitration unit is made up of a high complexity programmable logic device (PLD).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100021988A CN100370448C (en) | 2005-01-14 | 2005-01-14 | Control system of multi-channel serial ATA and control card thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100021988A CN100370448C (en) | 2005-01-14 | 2005-01-14 | Control system of multi-channel serial ATA and control card thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1804821A CN1804821A (en) | 2006-07-19 |
| CN100370448C true CN100370448C (en) | 2008-02-20 |
Family
ID=36866846
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100021988A Expired - Fee Related CN100370448C (en) | 2005-01-14 | 2005-01-14 | Control system of multi-channel serial ATA and control card thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100370448C (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101295252B (en) * | 2007-04-28 | 2010-05-26 | 佛山市顺德区顺达电脑厂有限公司 | Initialization system and method |
| CN101329617B (en) * | 2007-06-20 | 2010-10-27 | 北京神州龙芯集成电路设计有限公司 | Hard disk controller |
| CN103135938A (en) * | 2011-11-23 | 2013-06-05 | 英业达股份有限公司 | System and method for control of single-correlation serial advanced technology attachment (SATA) driver with active redundant array of independent disks (RAID) |
| CN104199621B (en) * | 2014-08-28 | 2017-09-12 | 北京汉龙思琪数码科技有限公司 | hard disk management system |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030221061A1 (en) * | 2002-05-23 | 2003-11-27 | International Business Machines Corporation | Serial interface for a data storage array |
| US20040123027A1 (en) * | 2002-10-03 | 2004-06-24 | Workman Michael Lee | Systems and methods of multiple access paths to single ported storage devices |
| DE10311815A1 (en) * | 2003-03-18 | 2004-12-09 | Siemens Ag | Communication arrangement for controlling memory access of two or more communications units to a shared memory unit has a multiplexer linking the communications units to the memory operating at a multiple of their access frequency |
| US20040252672A1 (en) * | 2003-06-11 | 2004-12-16 | Sam Nemazie | Route aware serial advanced technology attachment (SATA) switch |
-
2005
- 2005-01-14 CN CNB2005100021988A patent/CN100370448C/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030221061A1 (en) * | 2002-05-23 | 2003-11-27 | International Business Machines Corporation | Serial interface for a data storage array |
| US20040123027A1 (en) * | 2002-10-03 | 2004-06-24 | Workman Michael Lee | Systems and methods of multiple access paths to single ported storage devices |
| DE10311815A1 (en) * | 2003-03-18 | 2004-12-09 | Siemens Ag | Communication arrangement for controlling memory access of two or more communications units to a shared memory unit has a multiplexer linking the communications units to the memory operating at a multiple of their access frequency |
| US20040252672A1 (en) * | 2003-06-11 | 2004-12-16 | Sam Nemazie | Route aware serial advanced technology attachment (SATA) switch |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1804821A (en) | 2006-07-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102164067B (en) | Switch fabric traffic control realization method, switch equipment and system | |
| JP2005149173A (en) | Disk device and its control method | |
| WO2008138249A1 (en) | Parallel flash memory controller, chip and control method thereof | |
| WO2004053677A3 (en) | Apparatus and method for a scalable network attach storage system | |
| CN104991737B (en) | A kind of hard disk implementation method based on storage card array architecture | |
| CN100370448C (en) | Control system of multi-channel serial ATA and control card thereof | |
| US6859896B2 (en) | Adapter and method for handling errors in a data storage device converted to be accessible to multiple hosts | |
| CN102387184B (en) | Switch device and methods for operation the switch device | |
| CN101902390B (en) | Unicast and multicast integrated scheduling device, exchange system and method | |
| CN114461557A (en) | Interface expansion device and method | |
| US7472211B2 (en) | Blade server switch module using out-of-band signaling to detect the physical location of an active drive enclosure device | |
| CN104571942A (en) | Data storage system and method analyzing non-signal | |
| CN102404183B (en) | Arbitration method and arbitration device | |
| CN110825678B (en) | Intelligent backboard and intelligent storage equipment | |
| CN103608762A (en) | Store device, storage system, and data transmission method | |
| WO2014077821A1 (en) | A multi-channel storage system supporting a multi-command protocol | |
| US7237050B2 (en) | Multi-channel serial advanced technology attachment control system and control card thereof | |
| CN103116554A (en) | Signal sampling caching device used for field programmable gata array (FPGA) chip debugging | |
| CN103150129B (en) | PXI e interface Nand Flash data flow table access accelerated method | |
| CN101588389A (en) | Method for selecting storage apparatus, application server and storage apparatus | |
| CN101626347B (en) | Cell-switching method, and switching equipment and switching system | |
| CN110851393B (en) | USB conversion control board card with Aurora interface and method | |
| TWI252983B (en) | Multi-channel serial ATA control system and control card thereof | |
| CN108121496A (en) | Storage method, the device and system of data | |
| CN106959933B (en) | A kind of method of extended bus system and bus marco |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080220 Termination date: 20110114 |