CN100351638C - Boundary scan testing device for integrated circuit - Google Patents

Boundary scan testing device for integrated circuit Download PDF

Info

Publication number
CN100351638C
CN100351638C CNB031133827A CN03113382A CN100351638C CN 100351638 C CN100351638 C CN 100351638C CN B031133827 A CNB031133827 A CN B031133827A CN 03113382 A CN03113382 A CN 03113382A CN 100351638 C CN100351638 C CN 100351638C
Authority
CN
China
Prior art keywords
test
boundary scan
module
boundary
carry
Prior art date
Application number
CNB031133827A
Other languages
Chinese (zh)
Other versions
CN1542459A (en
Inventor
程智刚
Original Assignee
中兴通讯股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 中兴通讯股份有限公司 filed Critical 中兴通讯股份有限公司
Priority to CNB031133827A priority Critical patent/CN100351638C/en
Publication of CN1542459A publication Critical patent/CN1542459A/en
Application granted granted Critical
Publication of CN100351638C publication Critical patent/CN100351638C/en

Links

Abstract

The present invention relates to a boundary scan testing device for an integrated circuit, which belongs to the field of the integrated circuit test of printed circuit boards of the communication electronic field. The present invention is a device using parallel ports of computers to carry out a boundary scan test. The boundary scan testing device comprises an interface module of a bottom layer, an initializing module, a test vector generating module, a test module, a fault analyzing and locating module, a JTAG hardware interface module, a file analyzing module of a PCB net list and a file analyzing module of boundary scanning description language. The present invention makes the most of the resource of a personal computer (PC) and carries out the boundary scan test to devices to be tested by compiling a PC boundary scan application program and PC parallel ports and simultaneously being assisted by a JTAG interface hardware device. The present invention not only can carry out the boundary scan test to devices on PCB boards to be tested, but also can carry out the boundary scan test to the whole PCB board. The device has low cost, can enhance the producing qualification rate of the PCB board and greatly improves the producing testability of the PCB board.

Description

A kind of integrated circuit boundary scan testing device

Technical field:

The invention belongs to the integrated circuit testing field on the printed circuit board of communications electronics field, relate on the integrated circuit, large scale integrated circuit or the VLSI (very large scale integrated circuit) that have boundary scan cell and the printed circuit board and have test interconnected between the integrated circuit of boundary-scan function.

Background technology:

The function of integrated chip (IC:Integrated Circuit) becomes from strength to strength, being accompanied by technology also improves constantly, developed into submicrometer processing, simultaneously the pin of IC is more and more, and that printed circuit board (PCB:Printed Circuit Board) wire distribution distance becomes is more and more littler, structure becomes increasingly complex.Utilize the needle-bar (bed-of-nail) of mechanical probes test to be difficult to contact like this with node on the circuit board, the contact point space of leaving needle-bar for is more and more littler, make on-line testing (ICT:In Circuit Test) method more and more difficult by means of the needle-bar anchor clamps, because utilize mechanical probes to be difficult to touch the lead-in wire of these highdensity PCB circuit boards, and this testing apparatus has become very expensive, influence production and cost of development.

The IEEE1149.1-1990 standard is also referred to as JTAG (Joint Test Action Group) standard or boundary scan standard, and the architecture of test access mouth and boundary scan body is described and stipulated to this standard in detail, is a kind of boundary scan technique standard.Boundary scan technique is the scan chain on application integrated circuit border, carries out scan operation and to its measuring technology of observing and controlling.At present, device production manufacturer is the occupation rate of contending for markets both at home and abroad, all adopts the JTAG standard one after another in integrated circuit (IC) design with in making, and the required hardware resource of boundary scan test is integrated in the chip, and the Boundary-scan test technology supporting platform is provided.

Adopt boundary scan testing equipment and to form PCB boundary scan testing is provided, solve the difficult problem that the ICT method of testing runs in IC and PCB test for the IC that has boundary-scan function by this IC.Each IC that has boundary-scan function has a test access mouth (TAP:Test Access Port), and five signals of this interface are defined as test data input (TDI:Test Data Input), test data output (TDO:Test Data Output), test pattern selection (TMS:Test Mode Select), test clock (TCK:Test Clock) and test reset (TRST:Test Reset) respectively.On a PCB, just constitute " daisy chain " structure by TAP mouth TDI, the TDO signal of two or more IC are connected in series successively, adopted boundary scan testing (BST:Boundary Scan Test) method can detect the IC internal circuit on the intensive wiring PCB and the fault of external interconnect line thereof efficiently.Boundary scanning test method can also can be located PCB and go up the device whether certain position welds mistake like this by the ID value of reading device and the information such as version number of device simultaneously.

The basic thought of BST is the shift register cell of each I/O (I/O) pin place increase near device.At test period, these register cells are used to control the state (high or low) of input pin, and read the state of output pin, utilize this basic thought just can test out the quality and the interconnective correctness of device in the circuit board.And the ID value that can recognition means and the information such as version of device avoid welding wrong device.In normal work period, these additional shift register cells are " transparent ", do not influence the operate as normal of circuit board.

Technology relevant or close and patent with the technology of the present invention:

1, domestic: number of patent application is 01128718.7, and denomination of invention is: large scale integrated circuit (LSI) boundary scan and test system.The main contents of this invention are divided into software and hardware two parts.Software section is JTAG Builder IDE; Hardware components is based on the boundary scan testing interface card of pci bus.The major function of this invention is test I C or LSI.Can not test PCB and go up the interconnected situation of IC.

2, external: the patent No. is US5751737, and denomination of invention is: Boundary scan testing device (is translated into: the boundary scan testing device).This summary of the invention is the boundary scan testing device of a special use, and this device can carry out the combinational logic test to boundary-scan device, lays particular emphasis on the functional test that circuit itself is realized, is not used in the interconnected test between the device.In addition because this invention is special-purpose testing apparatus, complex structure, cost an arm and a leg, difficult quilt is promoted.

Summary of the invention:

At above-mentioned described technology and existing testing apparatus situation, the invention provides a kind of device that utilizes the parallel port of computer resource to carry out boundary scan.Utilize this device, can carry out boundary scan testing, thereby improve testability, the raising test coverage of each function veneer in the communication apparatus greatly printed board and components and parts thereof.In conjunction with traditional ICT method, just can more comprehensively test printed board and components and parts thereof.

Integrated circuit boundary scan testing device provided by the invention, be to utilize parallel port of computer to carry out the device of boundary scan testing, comprise: the physical layer interface module, realize driving to bottom hardware under the Windows, make application program to carry out read-write operation to the hardware port of bottom; The preliminary examination module realizes the preliminary examinationization to parallel port of computer and test logic, simultaneously the buffer zone of definition carry out preliminary examinationization, and parallel port of computer is verified; The test vector generation module generates test vector file automatically according to relevant test vector generating algorithm; Test module is input to pcb board to be measured with the test test vector, reads test result; Fault analysis and locating module according to test result, provide the position at fault type and fault location place; The JTAG hardware interface module realizes driving and isolation to the jtag interface signal.

The present invention can also comprise: PCB net meter file analysis module, and the PCB net list file of input is analyzed and handled; Boundary Sweep Description Language (BSDL:Boundary Scan Description Language) file analysis module, the BSDL file of BST device in the phase-split network table, draw information such as BST order that this device supports, BSC register length, BSC steering logic relation, for test vector generation and test execution used.

Adopt technical scheme of the present invention, make full use of the PC own resources, auxiliary simultaneously promptly by establishment PC boundary scan application program and PC parallel port with the jtag interface hardware unit, come Devices to test is carried out boundary scan testing.Compare with existing invention, not only can carry out boundary scan testing, and can carry out boundary scan testing whole pcb board to the device on the pcb board to be measured.This installation cost is low, is easy to promote, and saves development costs, more can improve the qualification rate that pcb board is produced, and improves pcb board greatly and produces testability.In addition, for the scene of engineering maintenance or equipment operation, use the technical solutions according to the invention can online easily location and search fault.

Description of drawings

Fig. 1 is the TAP controller state process flow diagram of IEEE 1149.1 definition.

Fig. 2 is a kind of embodiment and the workflow diagram of proving installation of the present invention.

Fig. 3 is the application examples 1 of a kind of embodiment of proving installation of the present invention.

Fig. 4 is the application examples 2 of the another kind of embodiment of proving installation of the present invention.

Fig. 5 is jtag interface hardware unit figure.

Embodiment

Below in conjunction with accompanying drawing, the specific embodiment of the present invention is described.

Fig. 1 is the TAP controller state process flow diagram of IEEE 1149.1 definition.It is principle of the invention foundation.

Fig. 2 is a kind of embodiment and the workflow diagram of device of the present invention.Start human-computer interaction interface 1, just the program of the initialization section of while start-up routine.Input PCB net list file and BSDL file are carried out the analysis of two class files respectively: net list file analysis module 2, BSDL file analysis module 3.Carry out test vector generation module 4 according to result then and generate test vector two class file analyses.Execution test module 5 is given test vector and is treated examining system 9 by physical layer interface module 6 and JTAG hardware interface module 7.Execution module 5 obtains execution result and gives fault analysis and locating module 8 simultaneously, shows test results on human-computer interaction interface 1 at last.

If generate vector file by other vector generator, can go to save PCB net meter file analysis module and Boundary Sweep Description Language file analysis module in the device of the present invention.

Below each module is elaborated:

1, user interface

Graphic user interface is based on the interactive window of Windows operating system, and friendly man-machine interface is provided.For test process provides input, output function mode.

2, initialization module

The main preliminary examinationization that realizes parallel port of computer and test logic carry out preliminary examinationization to the buffer zone of definition simultaneously.This function also comprises the parallel port of computer checking, is used for judging whether it is available.When verification method is the parallel port of computer initialization, the TDI and the TDO of jtag interface hardware components got up with the wire jumper short circuit, can come automatic diagnosis computer parallel port, jtag interface signal whether available by program.Verify, disconnect above-mentioned wire jumper and get final product operate as normal.

3, physical layer interface module

The major function of this interface module is the driving that realizes bottom hardware under the Windows, here mainly be that parallel port to computing machine conducts interviews, api interface is provided for the testing execution module of application program, makes application program to carry out read-write operation the hardware port of bottom.

4, net meter file (PCB net meter file) analysis module

The PCB net list file of input is analyzed and is handled.PCB net list file is that the schematic diagram instrument generates automatically, meets certain standard and form, as Protel98 etc.This program module, the exception error that can point out the net list file to occur.File analysis obtains PCB node number, network and connects situation according to net list, and the device with BST function connects and distribution situation at network node.Be test vector generation module and test result diagnosis usefulness.The pin title of device definition must be named according to the given definition of device manufacturer in the schematic diagram component inventory because in the net list file for the device pin title definition rely on the schematic diagram component inventory in for the definition of the pin title of related device.

5, SDL file analysis module

The BSDL file of BST device in the phase-split network table draws information such as BST order that this device supports, BSC register length, BSC steering logic relation.For test vector generate and test execution used.

The BSDL file of device is to be provided or downloaded from the website of related device manufacturer by device manufacturer to obtain, the BSDL file must meet the regulation of IEEE Std 1149.1, because BSDL is the subclass of VHDL (VerilogicHardware Descrition Language), so can be with reference to IEEE Std1076-1993.This program module, the exception error that can point out the BSDL file to occur.Define and the inconsistent place of BSDL file description for device pin if run in the net list file, need automatically or manual modification net list file relevant portion.Be that the net list file must be consistent with the BSDL file of this device for the definition of device pin, otherwise just can not generate test vector.

6, test vector generation module

Only under prerequisite, could generate test vector file automatically according to relevant test vector generating algorithm to PCB net list and relevant BSDL file correct analysis.

The method that test vector generates: find the number of device interconnecting relation, interlink node by the analysis result of net list file, and generate the number of test vector according to the interlink node number by the related algorithm decision.Go out pin title or the number of pins and the BSC sequence number corresponding relation of the number of boundary scan test command that device supports and length thereof, boundary scan source (BSC:Boundary Scan Cell), control between the BSC and input/output relation, interlink node by the BSDL file analysis.Can use " MINIMUM WEIGHT sequence ", " maximum independent set " scheduling algorithm to generate the final test vector of using automatically by application program at last, follow the generation of test vector, the test result of expection also produces thereupon.

6, examination execution module

Application program is by being inserted into the JTAG hardware unit of PC parallel port, after test code streams (test vector) process and string conversion, be input to pcb board to be measured successively serially, the TAP state transition of this process need be in strict accordance with the state flow chart of TAP controller shown in Figure 1.When with test instruction EXTEST write command register, and after carrying out UPDATE_IR, just can read test result by the TAP mouth once more.

8, barrier is analyzed and locating module

Through the test result after testing, at the inconsistent fault of test result and expected results, provide the position at fault type and fault location place: certain pin of certain chip according to test vector.

9, JTAG hardware interface module

JTAG hardware interface device, main driving and the isolation that realizes jtag interface signal (TDI, TDO, TCK, TMS and TRST).

The jtag interface hardware unit can directly be inserted on the parallel port of computing machine, and its power supply is to be supplied with by external power supply, also can directly supply with by the jtag interface of pcb board to be measured.This device is realized driving and the isolation to TAP interface signal (TDI, TDO, TCK, TMS and TRST).At first the signal process buffering of the parallel port of computing machine transmission drives the TAP interface signal of back to pcb board to be measured, and the while isolates when reverse.Secondly, the output signal of board under test TAP interface and computer parallel port reception also carry out buffer compartment from, can protect the parallel port and the Devices to test of computing machine like this.Hardware components also comprises the signal indicating section simultaneously, is used to indicate the state of jtag interface signal.

Fig. 3 and Fig. 4 are the application examples of two kinds of embodiments of the present invention.Their difference is that what Fig. 3 imported " PC+application program " 102 is the BSDL file 101 of device and the net list file 100 of pcb board.What Fig. 4 imported " PC+application program " 102 is the vector file 201 of device, and this vector file is to be produced by other vector generator.Application program is the boundary scan testing program, and it mainly is made up of physical layer interface module, initialization module, vectorial generation module, testing execution module and fault analysis locating module, finishes boundary scan testing jointly.Wherein the physical layer interface module adopts WinDriver (V5.05) software guide (can support the Windows operating system of current all nominally issueds of Microsoft) to finish the visit to bottom hardware.

Mainly be main the explanation below with Fig. 3.

Enforcement is carried out boundary scan to pcb board to be measured, confirms at first whether pcb board supports boundary scan when design.The pcb board to be measured 9 of Fig. 3 has been linked as the BST device " daisy chain " (pcb board to be measured 9 of Fig. 4 is identical therewith) when design, be the TDI that the TDO of previous device 107 in the chain connects next device 108, the TDI of first device 107 is the TDI of TAP mouth 106 in the chain, and the TDO of last device 109 in the chain is the TDO of TAP mouth 106.

Implementing that pcb board to be measured is carried out boundary scan, jtag interface device 104 is coupled together by parallel port 103 and PC 102, can what can start that boundary scan testing program on the PC detects parallel port 103 first this moment operate as normal, if operate as normal then can continue following work.Connect with the TAP mouth 106 of 10 core flat cables 105 then with pcb board 110 to be measured.

Implementing that pcb board to be measured is carried out boundary scan, carry out the interconnected test of BST device on the pcb board, device is prepared the BSDL file 101 of " daisy chain " last all BST devices on the pcb board 110 to be measured and the net list file 100 of this PCB correspondence.By correct BSDL file 101 and the net list file 100 of boundary scan testing procedure Selection input, relevant option is set, start test function, application program is according to state machine shown in Figure 1, and control TAP mouth signal is exported corresponding test result at last.Application program output failure message when fault is arranged.

Implementing that pcb board to be measured is carried out boundary scan, carrying out on the pcb board certain BST device as 108 close betas own, the BSDL file of input device under test.This moment can be with 107 and 109 enforcement BYPASS instructions in " daisy chain ", implement INTEST or RUNBIST instruction to 108, simultaneously this device is aided with outside pumping signal, so just can carry out close beta to 108, test finishes, and application program is caught test result by boundary scan register.

Implementing that pcb board to be measured is carried out boundary scan, carry out the welding correctness test of device on the pcb board, the BSDL file of input device under test, whole BST scan path is carried out sweep test, read related device ID value and version number, the information that should weld device during with design compares, and judges whether the pcb board fixed position has welded correct device.Iff some devices are tested as 108,107 and 109 enforcement BYPASS in " daisy chain " can be implemented IDCODE to 108 and instruct, only obtain 108 information.Application program information automatic and device reality compares, and provides test result.

Fig. 5 is a jtag interface device 306, a side relevant with parallel port 301 got relevant data line and ground wire 302 from the parallel port of PC, wherein data line drives the input signal 307 (comprise TDI, TMS, TCK and TRST) of 304 backs, back as TAP mouth 309 through buffering.The ground wire of PC parallel port directly is connected with the ground wire of TAP mouth.Be connected with the BUSY line 303 of PC parallel port 301 from 304 backs through buffer compartment from TAP mouth 309 output signals 308 (TDO) in addition.In addition: the state indication 305 of this device can show the signal condition of TAP mouth.

Claims (1)

1, a kind of integrated circuit boundary scan testing device comprises: the physical layer interface module, realize driving to bottom hardware under the Windows, and make application program to carry out read-write operation to the hardware port of bottom; The preliminary examination module realizes the preliminary examinationization to parallel port of computer and test logic, simultaneously the buffer zone of definition carry out preliminary examinationization, and parallel port of computer is verified; The net meter file analysis module is used for that file analysis obtains PCB node number according to net list, and network connects situation, and the device with BST function connects and distribution situation at network node; Boundary Sweep Description Language file analysis module, the Boundary Sweep Description Language file that is used for phase-split network table boundary scan testing device, draw boundary scan testing order, boundary scan source-register length, boundary scan source steering logic relation that this device is supported, for test vector generate and test execution used; The test vector generation module generates test vector file automatically according to relevant test vector generating algorithm; Test module is input to printed circuit board to be measured with the test test vector, reads test result; Fault analysis and locating module according to test result, provide the position at fault type and fault location place; The boundary scan standard hardware interface module realizes driving and isolation to the boundary scan standard interface signal.
CNB031133827A 2003-05-01 2003-05-01 Boundary scan testing device for integrated circuit CN100351638C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB031133827A CN100351638C (en) 2003-05-01 2003-05-01 Boundary scan testing device for integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB031133827A CN100351638C (en) 2003-05-01 2003-05-01 Boundary scan testing device for integrated circuit

Publications (2)

Publication Number Publication Date
CN1542459A CN1542459A (en) 2004-11-03
CN100351638C true CN100351638C (en) 2007-11-28

Family

ID=34320064

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB031133827A CN100351638C (en) 2003-05-01 2003-05-01 Boundary scan testing device for integrated circuit

Country Status (1)

Country Link
CN (1) CN100351638C (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101770417B (en) * 2010-01-15 2013-04-10 哈尔滨工业大学 Hardware fault injection system and fault injection method based on JTAG
CN104903737A (en) * 2013-01-09 2015-09-09 北欧半导体公司 Microcontroller analysis tools

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100377106C (en) * 2005-02-02 2008-03-26 英华达(南京)科技有限公司 System and method for detecting mobile communication device
CN100340988C (en) * 2005-07-08 2007-10-03 北京中星微电子有限公司 Chip checking system and method
CN100340987C (en) * 2005-07-08 2007-10-03 北京中星微电子有限公司 Chip examination system and method
GB0519363D0 (en) * 2005-09-22 2005-11-02 Advanced Risc Mach Ltd Error propagation in integrated circuits
CN101083507B (en) * 2006-05-31 2010-09-29 中国科学院微电子研究所 IEEE1149.1 protocol based universal test IP method
CN101149889B (en) * 2006-09-18 2010-05-12 昆达电脑科技(昆山)有限公司 Display signal detecting device and method
CN101179748B (en) * 2007-12-06 2011-05-25 中兴通讯股份有限公司 Configuring and testing method and system in ATCA system
CN101470169B (en) * 2007-12-27 2012-01-11 华为技术有限公司 Method, system and apparatus for fault detection of tested device
CN101957430B (en) * 2010-09-29 2012-11-07 北京航天测控技术有限公司 Boundary scan test method and device for reducing noise
CN102280148B (en) * 2011-04-29 2014-01-22 清华大学 Integration testing method and system for digital protection system of high temperature gas cooled reactor
CN102540055B (en) * 2011-12-22 2015-07-29 深圳创维数字技术有限公司 A kind of method and device detecting logic level limit value
CN103852709A (en) * 2012-11-28 2014-06-11 英业达科技有限公司 Test system and method of circuit board function and electronic component on circuit board
CN103558544A (en) * 2013-10-25 2014-02-05 中国航空综合技术研究所 Digital-analog hybrid circuit built-in test device based on boundary scan
CN104297666B (en) * 2014-08-22 2017-12-29 惠州市亿能电子有限公司 A kind of daisy chain circuit out-of-the way position diagnostic method
CN105372582B (en) * 2015-12-14 2018-05-25 浪潮(北京)电子信息产业有限公司 A kind of generation method and system of module level boundary scan chain
CN105487035B (en) * 2016-01-25 2018-02-16 深圳市紫光同创电子有限公司 The verification method and device of FPGA border scanning systems
CN106872878A (en) * 2017-02-21 2017-06-20 济南浪潮高新科技投资发展有限公司 The method and system of automatic detection electrical connection in a kind of PCB

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07175677A (en) * 1993-08-13 1995-07-14 Lattice Semiconductor Corp Pin for multiplexed control for state machine for programming at inside of system with built-in high-density programmable logic device and for boundary scanning
JPH10311869A (en) * 1997-02-26 1998-11-24 Hewlett Packard Co <Hp> Boundary scan inspection device
CN1369714A (en) * 2001-07-18 2002-09-18 中国人民解放军第二炮兵工程学院技术开发中心 Boundary scan and test system for large-scale integrated circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07175677A (en) * 1993-08-13 1995-07-14 Lattice Semiconductor Corp Pin for multiplexed control for state machine for programming at inside of system with built-in high-density programmable logic device and for boundary scanning
JPH10311869A (en) * 1997-02-26 1998-11-24 Hewlett Packard Co <Hp> Boundary scan inspection device
CN1369714A (en) * 2001-07-18 2002-09-18 中国人民解放军第二炮兵工程学院技术开发中心 Boundary scan and test system for large-scale integrated circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101770417B (en) * 2010-01-15 2013-04-10 哈尔滨工业大学 Hardware fault injection system and fault injection method based on JTAG
CN104903737A (en) * 2013-01-09 2015-09-09 北欧半导体公司 Microcontroller analysis tools

Also Published As

Publication number Publication date
CN1542459A (en) 2004-11-03

Similar Documents

Publication Publication Date Title
US9547042B2 (en) IR enabled gating of TAP and WSP shift, capture, transfer
US8543950B2 (en) Computer-aided design system to automate scan synthesis at register-transfer level
Schulz et al. SOCRATES: A highly efficient automatic test pattern generation system
KR101533170B1 (en) Method and apparatus for system testing using scan chain decomposition
US5428624A (en) Fault injection using boundary scan
US6983441B2 (en) Embedding a JTAG host controller into an FPGA design
US5828824A (en) Method for debugging an integrated circuit using extended operating modes
US9645198B2 (en) Full/reduced pin JTAG interface shadow protocol detection, command, address circuits
Varma et al. A structured test re-use methodology for core-based system chips
US6988232B2 (en) Method and apparatus for optimized parallel testing and access of electronic circuits
CN1089440C (en) Jtag testing of buses using plug-in cards with jtag logic mounted thereon
US6865501B2 (en) Using clock gating or signal gating to partition a device for fault isolation and diagnostic data collection
US6000051A (en) Method and apparatus for high-speed interconnect testing
Murray et al. Testing ICs: Getting to the core of the problem
US6560739B1 (en) Mechanism for enabling compliance with the IEEE standard 1149.1 for boundary-scan designs and tests
US5519715A (en) Full-speed microprocessor testing employing boundary scan
US6928638B2 (en) Tool for generating a re-generative functional test
Goel et al. Effective and efficient test architecture design for SOCs
US6463560B1 (en) Method for implementing a bist scheme into integrated circuits for testing RTL controller-data paths in the integrated circuits
CN101995546B (en) Automatic test system and method of programmable logic device on basis of boundary scan
US8280687B2 (en) Direct fault diagnostics using per-pattern compactor signatures
Kiefer et al. Application of deterministic logic BIST on industrial circuits
US7353440B2 (en) Multicore processor test method
TWI232951B (en) Electronic device having increased debug functionality
US6948096B2 (en) Functional random instruction testing (FRIT) method for complex devices such as microprocessors

Legal Events

Date Code Title Description
PB01 Publication
C06 Publication
SE01 Entry into force of request for substantive examination
C10 Entry into substantive examination
GR01 Patent grant
C14 Grant of patent or utility model
TR01 Transfer of patent right

Effective date of registration: 20181016

Address after: 510640 2414-2416 of the main building 371, five mountain road, Tianhe District, Guangzhou, Guangdong.

Patentee after: Guangdong Gaohang Intellectual Property Operation Co., Ltd.

Address before: 518057 Department of law, Zhongxing building, South Science and technology road, Nanshan District hi tech Industrial Park, Shenzhen

Patentee before: ZTE Corporation

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20181211

Address after: 221351 Industrial Park, Zhuang Town, Pizhou City, Xuzhou, Jiangsu

Patentee after: Xuzhou tie hand Hardware Tool Manufacturing Co., Ltd.

Address before: 510640 2414-2416 of the main building 371, five mountain road, Tianhe District, Guangzhou, Guangdong.

Patentee before: Guangdong Gaohang Intellectual Property Operation Co., Ltd.

TR01 Transfer of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20071128

Termination date: 20180501

CF01 Termination of patent right due to non-payment of annual fee