CH616791A5 - - Google Patents

Download PDF

Info

Publication number
CH616791A5
CH616791A5 CH804777A CH804777A CH616791A5 CH 616791 A5 CH616791 A5 CH 616791A5 CH 804777 A CH804777 A CH 804777A CH 804777 A CH804777 A CH 804777A CH 616791 A5 CH616791 A5 CH 616791A5
Authority
CH
Switzerland
Prior art keywords
synchronization
frame
loop
extension
data
Prior art date
Application number
CH804777A
Other languages
German (de)
English (en)
Inventor
Abraham M Gindi
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of CH616791A5 publication Critical patent/CH616791A5/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
    • H04L25/4923—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes
    • H04L25/4925—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes using balanced bipolar ternary codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/0078—Avoidance of errors by organising the transmitted data in a format specifically designed to deal with errors, e.g. location
    • H04L1/0083—Formatting with frames or packets; Protocol or part of protocol for error control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/42—Loop networks
    • H04L12/422—Synchronisation for ring networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Small-Scale Networks (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
CH804777A 1976-08-11 1977-06-30 CH616791A5 (cs)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/713,453 US4042783A (en) 1976-08-11 1976-08-11 Method and apparatus for byte and frame synchronization on a loop system coupling a CPU channel to bulk storage devices

Publications (1)

Publication Number Publication Date
CH616791A5 true CH616791A5 (cs) 1980-04-15

Family

ID=24866205

Family Applications (1)

Application Number Title Priority Date Filing Date
CH804777A CH616791A5 (cs) 1976-08-11 1977-06-30

Country Status (6)

Country Link
US (1) US4042783A (cs)
JP (1) JPS5320830A (cs)
CH (1) CH616791A5 (cs)
DE (1) DE2728010A1 (cs)
ES (1) ES461505A1 (cs)
GB (1) GB1566320A (cs)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4195351A (en) * 1978-01-27 1980-03-25 International Business Machines Corporation Loop configured data transmission system
US4486852A (en) * 1978-06-05 1984-12-04 Fmc Corporation Synchronous time-shared data bus system
IT1118355B (it) * 1979-02-15 1986-02-24 Cselt Centro Studi Lab Telecom Sistema di interconnessione tra processori
ZA82860B (en) 1981-02-18 1982-12-29 Int Computers Ltd Data transmitting systems
EP0060307B1 (en) * 1981-03-12 1985-07-17 International Business Machines Corporation Method for connecting or disconnecting selected stations in a ring communication system, and ring communication system including selectively connectable stations
US4627070A (en) * 1981-09-16 1986-12-02 Fmc Corporation Asynchronous data bus system
FR2526249A1 (fr) * 1982-04-30 1983-11-04 Labo Electronique Physique Procede et dispositif de calage temporel automatique de stations dans un multiplex temporel pour bus optique et systeme de transmission et de traitement de donnees comprenant un tel dispositif
US4495617A (en) * 1982-09-09 1985-01-22 A.B. Dick Company Signal generation and synchronizing circuit for a decentralized ring network
US4614944A (en) * 1982-09-30 1986-09-30 Teleplex Corporation Telemetry system for distributed equipment controls and equipment monitors
JPS5979655A (ja) * 1982-10-27 1984-05-08 Toshiba Corp デ−タ伝送システム
DE3382313D1 (de) * 1982-12-03 1991-07-18 Nec Corp Ringnetzsystem gesteuert durch eine einfache taktstation.
EP0112425B1 (fr) * 1982-12-28 1987-08-19 International Business Machines Corporation Réseau de connexion temps-espace-temps utilisant une liaison en boucle fermée
US4677614A (en) * 1983-02-15 1987-06-30 Emc Controls, Inc. Data communication system and method and communication controller and method therefor, having a data/clock synchronizer and method
US4536876A (en) * 1984-02-10 1985-08-20 Prime Computer, Inc. Self initializing phase locked loop ring communications system
JPS615959U (ja) * 1984-06-15 1986-01-14 東京マグネツト応用製品株式会社 マグネツト利用の解錠装置におけるセンサ−装置
AT382253B (de) * 1984-06-22 1987-02-10 Austria Mikrosysteme Int Lose gekoppeltes verteiltes computersystem
US4779087A (en) * 1985-02-13 1988-10-18 Fujitsu Limited Loop transmission system with frame synchronization control
DE3688073T2 (de) * 1986-04-03 1993-06-24 Otis Elevator Co Zweirichtungsringverbindungssystem fuer aufzugsgruppensteuerung.
US5461631A (en) * 1992-12-15 1995-10-24 International Business Machines Corporation Method for bit resynchronization of code-constrained sequences
ES2070739B1 (es) * 1993-04-30 1997-06-01 Alcatel Standard Electrica Dispositivo de conversion de interfaces.
US5987038A (en) * 1996-12-23 1999-11-16 Texas Instruments Incorporated Sync detect circuit
US6088414A (en) * 1997-12-18 2000-07-11 Alcatel Usa Sourcing, L.P. Method of frequency and phase locking in a plurality of temporal frames
US7570724B1 (en) * 1999-10-14 2009-08-04 Pluris, Inc. Method of link word synchronization
US6760772B2 (en) 2000-12-15 2004-07-06 Qualcomm, Inc. Generating and implementing a communication protocol and interface for high data rate signal transfer
US8812706B1 (en) 2001-09-06 2014-08-19 Qualcomm Incorporated Method and apparatus for compensating for mismatched delays in signals of a mobile display interface (MDDI) system
US7073001B1 (en) * 2002-04-03 2006-07-04 Applied Micro Circuits Corporation Fault-tolerant digital communications channel having synchronized unidirectional links
US8705579B2 (en) 2003-06-02 2014-04-22 Qualcomm Incorporated Generating and implementing a signal protocol and interface for higher data rates
CA2535438C (en) 2003-08-13 2016-09-20 Qualcomm Incorporated A signal interface for higher data rates
KR100951158B1 (ko) 2003-09-10 2010-04-06 콸콤 인코포레이티드 고속 데이터 인터페이스
JP2007509533A (ja) 2003-10-15 2007-04-12 クゥアルコム・インコーポレイテッド 高速データレートインタフェース
AU2004307162A1 (en) 2003-10-29 2005-05-12 Qualcomm Incorporated High data rate interface
JP4782694B2 (ja) 2003-11-12 2011-09-28 クゥアルコム・インコーポレイテッド 改善されたリンク制御を有する高速データレートインタフェース
RU2006122542A (ru) 2003-11-25 2008-01-10 Квэлкомм Инкорпорейтед (US) Интерфейс с высокой скоростью передачи данных с улучшенной синхронизацией линии связи
CA2731265A1 (en) 2003-12-08 2005-06-23 Qualcomm Incorporated High data rate interface with improved link synchronization
EP1733537A1 (en) 2004-03-10 2006-12-20 Qualcomm, Incorporated High data rate interface apparatus and method
TWI384811B (zh) 2004-03-17 2013-02-01 Qualcomm Inc 高資料率介面裝置及方法
RU2006137364A (ru) 2004-03-24 2008-04-27 Квэлкомм Инкорпорейтед (US) Устройство и способ для высокоскоростного интерфейса передачи данных
KR100926658B1 (ko) 2004-06-04 2009-11-17 퀄컴 인코포레이티드 고 데이터 레이트 인터페이스 장치 및 방법
US8650304B2 (en) 2004-06-04 2014-02-11 Qualcomm Incorporated Determining a pre skew and post skew calibration data rate in a mobile display digital interface (MDDI) communication system
CN101103568B (zh) * 2004-11-24 2012-05-30 高通股份有限公司 调节包的传输速率和大小的方法以及传递包的系统
US8692838B2 (en) 2004-11-24 2014-04-08 Qualcomm Incorporated Methods and systems for updating a buffer
US8699330B2 (en) 2004-11-24 2014-04-15 Qualcomm Incorporated Systems and methods for digital data transmission rate control
US8539119B2 (en) 2004-11-24 2013-09-17 Qualcomm Incorporated Methods and apparatus for exchanging messages having a digital data interface device message format
KR100930270B1 (ko) * 2004-11-24 2009-12-09 콸콤 인코포레이티드 디지털 데이터 인터페이스 디바이스 메시지 포맷을 가지는 메시지 데이터가 저장된 컴퓨터-판독가능한 매체 및 그 디지털 데이터 인터페이스 디바이스
US8723705B2 (en) 2004-11-24 2014-05-13 Qualcomm Incorporated Low output skew double data rate serial encoder
US8667363B2 (en) 2004-11-24 2014-03-04 Qualcomm Incorporated Systems and methods for implementing cyclic redundancy checks
US8873584B2 (en) 2004-11-24 2014-10-28 Qualcomm Incorporated Digital data interface device
US8730069B2 (en) 2005-11-23 2014-05-20 Qualcomm Incorporated Double data rate serial encoder
US8692839B2 (en) 2005-11-23 2014-04-08 Qualcomm Incorporated Methods and systems for updating a buffer

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3919483A (en) * 1973-12-26 1975-11-11 Ibm Parallel multiplexed loop interface for data transfer and control between data processing systems and subsystems
US3906153A (en) * 1973-12-26 1975-09-16 Ibm Remote synchronous loop operation over half-duplex communications link
US3919484A (en) * 1974-03-01 1975-11-11 Rca Corp Loop controller for a loop data communications system
US3967060A (en) * 1974-07-19 1976-06-29 Bell Telephone Laboratories, Incorporated Fast reframing arrangement for digital transmission systems

Also Published As

Publication number Publication date
GB1566320A (en) 1980-04-30
JPS5320830A (en) 1978-02-25
DE2728010A1 (de) 1978-02-16
US4042783A (en) 1977-08-16
ES461505A1 (es) 1978-05-16

Similar Documents

Publication Publication Date Title
CH616791A5 (cs)
EP0091657B1 (de) Datenübertragungseinrichtung zwischen zwei asynchron gesteuerten Datenverarbeitungssystemen mit einem Pufferspeicher
DE3750967T2 (de) Steuerung von verteilten Taktimpulsen in einer verteilten Digital-Vermittlungsanlage.
DE69128035T2 (de) Verwaltungssystem von Zeitschlitzen
DE69133518T2 (de) Kommunikationsschnittstelle
DE1809913C3 (de) Verfahren und Datenübermittlungsanlage zur Übertragung von Daten zwischen einer Haupteinheit und mehreren Endstelleneinheiten
DE69210243T2 (de) Kommunikationseinrichtung und bilddatenübertragungsverfahren von einem sender zu einem oder mehreren empfängern
DE2647241C2 (de) Übertragungseinrichtung für die synchrone Datenübertragung
DE68916231T2 (de) Verfahren und Vorrichtung zum Vielfachzugriff mit verteilten Warteschlangen in einem Kommunikationssystem.
DE3785780T2 (de) Verfahren und Schaltungsanordnung zur Taktsynchronisation in einem lokalen Netzwerk mit Bus-Struktur.
DE3127321C2 (cs)
DE3331233C3 (cs)
DE69232703T2 (de) Synchrones Steuerwerk für Knoten in Vermittlungsnetzwerken
EP0144403B1 (de) Verfahren und anordnung zum übertragen von informationen in einem datenring
DE69838693T2 (de) Taktdatenübertragungssystem für ATM-Adaptierungsschicht vom Type 1(AAL 1)
DE2728246A1 (de) Verfahren und schaltungsanordnungen zur bandbreiten-zuteilung fuer schleifenuebertragungsanlagen
DE4215380A1 (de) Verfahren zum Synchronisieren von lokalen Zeitgebern eines Automatisierungssystems
DE2628753C3 (de) Digitaldaten-Übertragungsnetz
DE3855566T2 (de) Vielfach-Zeitschlitz-Zugriffssystem
DE68927788T2 (de) Datenvermittlungsbauweise zur Verschlüsselung von Paketen
DE2312415A1 (de) Schaltungsanordnung zur verbindung einer datenverarbeitungseinheit mit einer vielzahl von uebertragungsleitungen
DE69927762T2 (de) Verfahren zur Übertragung von grossen Informationspaketen über Netze
EP0720337B1 (de) Verfahren zur hochzuverlässigen und konsistenten Nachrichtenübertragung
DE69217096T2 (de) Vorrichtung und Verfahren für die kontinuierliche Durchschaltung in ATM
DE1207425B (de) Verfahren zur gesicherten UEbertragung von binaer codierten Daten

Legal Events

Date Code Title Description
PL Patent ceased
PL Patent ceased