CH616251A5 - - Google Patents

Download PDF

Info

Publication number
CH616251A5
CH616251A5 CH375876A CH375876A CH616251A5 CH 616251 A5 CH616251 A5 CH 616251A5 CH 375876 A CH375876 A CH 375876A CH 375876 A CH375876 A CH 375876A CH 616251 A5 CH616251 A5 CH 616251A5
Authority
CH
Switzerland
Prior art keywords
interrupt
register
signals
processor
multiplexer
Prior art date
Application number
CH375876A
Other languages
English (en)
French (fr)
Inventor
Garvin W Patterson
William A Shelly
Jaime Calle
Earnest M Monahan
Original Assignee
Honeywell Inf Systems
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inf Systems filed Critical Honeywell Inf Systems
Publication of CH616251A5 publication Critical patent/CH616251A5/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G06F9/4818—Priority circuits therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G06F9/4831—Task transfer initiation or dispatching by interrupt, e.g. masked with variable priority
CH375876A 1975-03-26 1976-03-25 CH616251A5 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/562,364 US4006466A (en) 1975-03-26 1975-03-26 Programmable interface apparatus and method

Publications (1)

Publication Number Publication Date
CH616251A5 true CH616251A5 (de) 1980-03-14

Family

ID=24245983

Family Applications (1)

Application Number Title Priority Date Filing Date
CH375876A CH616251A5 (de) 1975-03-26 1976-03-25

Country Status (10)

Country Link
US (1) US4006466A (de)
JP (1) JPS5930290B2 (de)
BE (1) BE840024A (de)
BR (1) BR7601585A (de)
CA (1) CA1064623A (de)
CH (1) CH616251A5 (de)
DE (1) DE2612083A1 (de)
FR (1) FR2305790A1 (de)
GB (1) GB1547384A (de)
NL (1) NL7603019A (de)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4035780A (en) * 1976-05-21 1977-07-12 Honeywell Information Systems, Inc. Priority interrupt logic circuits
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4080649A (en) * 1976-12-16 1978-03-21 Honeywell Information Systems Inc. Balancing the utilization of I/O system processors
US4325119A (en) * 1977-01-19 1982-04-13 Honeywell Information Systems Inc. Process and apparatus employing microprogrammed control commands for transferring information between a control processor and communications channels
US4156907A (en) * 1977-03-02 1979-05-29 Burroughs Corporation Data communications subsystem
US4099236A (en) * 1977-05-20 1978-07-04 Intel Corporation Slave microprocessor for operation with a master microprocessor and a direct memory access controller
US4110830A (en) * 1977-07-05 1978-08-29 International Business Machines Corporation Channel storage adapter
US4384327A (en) * 1978-10-31 1983-05-17 Honeywell Information Systems Inc. Intersystem cycle control logic
US4462073A (en) * 1978-11-08 1984-07-24 Data General Corporation Apparatus for fetching and decoding instructions
US4217640A (en) * 1978-12-11 1980-08-12 Honeywell Information Systems Inc. Cache unit with transit block buffer apparatus
US4293909A (en) * 1979-06-27 1981-10-06 Burroughs Corporation Digital system for data transfer using universal input-output microprocessor
US4445176A (en) * 1979-12-28 1984-04-24 International Business Machines Corporation Block transfers of information in data processing networks
US4418382A (en) * 1980-05-06 1983-11-29 Allied Corporation Information exchange processor
US4547849A (en) * 1981-12-09 1985-10-15 Glenn Louie Interface between a microprocessor and a coprocessor
US4456970A (en) * 1981-12-10 1984-06-26 Burroughs Corporation Interrupt system for peripheral controller
US4598359A (en) * 1983-04-01 1986-07-01 Honeywell Information Systems Inc. Apparatus for forward or reverse reading of multiple variable length operands
US4939644A (en) * 1983-05-19 1990-07-03 Data General Corporation Input/output controller for controlling the sequencing of the execution of input/output commands in a data processing system
US4901232A (en) * 1983-05-19 1990-02-13 Data General Corporation I/O controller for controlling the sequencing of execution of I/O commands and for permitting modification of I/O controller operation by a host processor
US4698770A (en) * 1984-01-13 1987-10-06 Bell & Howell Company Computer controlled video device and slide projector interface arrangement
JPS6139582U (ja) * 1984-08-17 1986-03-12 秀工電子株式会社 玉貸機に投入されたコインの枚数の計数装置
US4660143A (en) * 1984-09-24 1987-04-21 The United States Of America As Represented By The Secretary Of The Air Force Programmable realtime interface between a Block Floating Point processor and memory
US4792890A (en) * 1985-12-31 1988-12-20 International Business Machines Corp. Method for resolving conflicts between interrupt sources sharing the same priority level
US4788640A (en) * 1986-01-17 1988-11-29 Intel Corporation Priority logic system
JPH0545351Y2 (de) * 1986-11-23 1993-11-18
US4901226A (en) * 1987-12-07 1990-02-13 Bull Hn Information Systems Inc. Inter and intra priority resolution network for an asynchronous bus system
US5261084A (en) * 1988-05-06 1993-11-09 Nec Corporation Error judgment method
US5111423A (en) * 1988-07-21 1992-05-05 Altera Corporation Programmable interface for computer system peripheral circuit card
US4972342A (en) * 1988-10-07 1990-11-20 International Business Machines Corporation Programmable priority branch circuit
JPH07122868B2 (ja) * 1988-11-29 1995-12-25 日本電気株式会社 情報処理装置
US4964033A (en) * 1989-01-03 1990-10-16 Honeywell Inc. Microprocessor controlled interconnection apparatus for very high speed integrated circuits
US5347637A (en) * 1989-08-08 1994-09-13 Cray Research, Inc. Modular input/output system for supercomputers
IL97315A (en) * 1990-02-28 1994-10-07 Hughes Aircraft Co Multi-group signal processor
US5517624A (en) * 1992-10-02 1996-05-14 Compaq Computer Corporation Multiplexed communication protocol between central and distributed peripherals in multiprocessor computer systems
US6816934B2 (en) * 2000-12-22 2004-11-09 Hewlett-Packard Development Company, L.P. Computer system with registered peripheral component interconnect device for processing extended commands and attributes according to a registered peripheral component interconnect protocol
US6266731B1 (en) 1998-09-03 2001-07-24 Compaq Computer Corporation High speed peripheral interconnect apparatus, method and system
US6877060B2 (en) * 2001-08-20 2005-04-05 Intel Corporation Dynamic delayed transaction buffer configuration based on bus frequency
US7487502B2 (en) * 2003-02-19 2009-02-03 Intel Corporation Programmable event driven yield mechanism which may activate other threads
US7849465B2 (en) * 2003-02-19 2010-12-07 Intel Corporation Programmable event driven yield mechanism which may activate service threads
US9208109B2 (en) 2011-06-01 2015-12-08 Altera Corporation Memory controllers with dynamic port priority assignment capabilities

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3419849A (en) * 1962-11-30 1968-12-31 Burroughs Corp Modular computer system
NL164143C (nl) * 1965-09-10 Ibm Gegevensverwerkend systeem met variabele prioriteiten.
US3421150A (en) * 1966-08-26 1969-01-07 Sperry Rand Corp Multiprocessor interrupt directory
US3386083A (en) * 1967-01-13 1968-05-28 Ibm Interruptions in a large scale data processing system
US3665415A (en) * 1970-04-29 1972-05-23 Honeywell Inf Systems Data processing system with program interrupt priority apparatus utilizing working store for multiplexing interrupt requests
US3676861A (en) * 1970-12-30 1972-07-11 Honeywell Inf Systems Multiple mask registers for servicing interrupts in a multiprocessor system
GB1397438A (en) * 1971-10-27 1975-06-11 Ibm Data processing system
US3728693A (en) * 1972-04-28 1973-04-17 Burroughs Corp Programmatically controlled interrupt system for controlling input/output operations in a digital computer
IT971304B (it) * 1972-11-29 1974-04-30 Honeywell Inf Systems Sistema di accesso a priorita variabile dinamicamente

Also Published As

Publication number Publication date
CA1064623A (en) 1979-10-16
JPS5930290B2 (ja) 1984-07-26
BE840024A (fr) 1976-07-16
GB1547384A (en) 1979-06-20
DE2612083A1 (de) 1976-10-07
FR2305790A1 (fr) 1976-10-22
AU1117076A (en) 1977-09-01
NL7603019A (nl) 1976-09-28
JPS51117839A (en) 1976-10-16
BR7601585A (pt) 1976-09-28
US4006466A (en) 1977-02-01
FR2305790B1 (de) 1982-03-05

Similar Documents

Publication Publication Date Title
CH616251A5 (de)
FR2480458A1 (fr) Dispositif pour transferer des informations entre des unites d'un systeme de traitement de donnees
EP0121030B1 (de) Arbitervorrichtung für die Zuweisung eines gemeinsamen Betriebsmittels an eine ausgewählte Einheit eines Datenverarbeitungssystems
EP0030504A1 (de) Vorrichtung zur Synchronisation und Zuteilung von Prozessen zwischen mehreren Verarbeitungseinheiten in einem Datenverarbeitungssystem
FR2480460A1 (fr) Dispositif pour transferer des informations entre des unites principales d'un systeme de traitement de donnees et un sous-systeme central
FR2630839A1 (fr) Procede et dispositif de controle de l'acces a un bus dans un systeme informatique
FR2472234A1 (fr) Protocoles de communication geres par les modules de communication utilises dans un systeme de traitement de donnees reparti
FR2486682A1 (fr) Systeme de traiteme
FR2558617A1 (fr) Systeme processeur comportant un certain nombre de postes interconnectes par un reseau de communication et poste a utiliser dans un tel systeme processeur
FR2539239A1 (fr) Systeme d'ordinateur a taches multiples a gestion de memoire
FR2539528A1 (fr) Systeme a microprocesseur comportant deux processeurs
EP0167193A1 (de) Arbitrierverfahren für Zugriffanforderungen von verschiedenen Pozessoren zu gemeinsamen Betriebsmitteln mittels eines gemeinsamen Buses
FR2632096A1 (fr) Systeme de microcalculateur a bus multiple avec arbitrage d'acces aux bus
FR2519441A1 (fr) Systeme de selection de priorite pour l'acces a un bus utilise en mode partage
CH629319A5 (fr) Installation de traitement de donnees.
CH629320A5 (fr) Installation de traitement de donnees.
FR2503899A1 (fr) Procede et dispositif de transmission de donnees numeriques
EP0102434B1 (de) Anordnung zur Meldung an die zentrale Steuereinheit einer Datenverarbeitungsanlage von Fehlern, die sich in Adaptern ereignen
EP0394114A1 (de) Multifunktionskoppler zwischen einer zentralen Verarbeitungseinheit eines Rechners und verschiedenen Peripheriegeräten dieses Rechners
CH621201A5 (de)
CN113204530A (zh) 分布式文件系统的数据写入方法、装置、设备以及介质
EP0032862B1 (de) Vorrichtung für die Überlagerung der Datenübertragungsphasen zwischen verschiedenen Einheiten eines Datenverarbeitungssystems
FR2744539A1 (fr) Systeme et procede de traitement par augmentation du nombre d'entrees de donnees
CA1073546A (fr) Systeme d'articulation et de gestion pour central de telecommunications
CA2043829C (fr) Procede de dialogue entre les processeurs d'un systeme, systeme pour sa mise en oeuvre et utilisation pour la repartition des processus aux processeurs

Legal Events

Date Code Title Description
PL Patent ceased