CH493097A - Integrierte Festkörperschaltung mit lediglich zwei Elektrodenzuleitungen - Google Patents

Integrierte Festkörperschaltung mit lediglich zwei Elektrodenzuleitungen

Info

Publication number
CH493097A
CH493097A CH248269A CH248269A CH493097A CH 493097 A CH493097 A CH 493097A CH 248269 A CH248269 A CH 248269A CH 248269 A CH248269 A CH 248269A CH 493097 A CH493097 A CH 493097A
Authority
CH
Switzerland
Prior art keywords
electrode leads
state circuit
integrated solid
integrated
solid
Prior art date
Application number
CH248269A
Other languages
German (de)
English (en)
Inventor
Hans Dr Weinerth
Hartmut Dr Bleher
Original Assignee
Itt
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE19681639176 external-priority patent/DE1639176C3/de
Application filed by Itt filed Critical Itt
Publication of CH493097A publication Critical patent/CH493097A/de

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0214Particular design considerations for integrated circuits for internal polarisation, e.g. I2L
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/535Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including internal interconnections, e.g. cross-under constructions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5384Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • H01L2224/0236Shape of the insulating layers therebetween
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • H01L2224/0237Disposition of the redistribution layers
    • H01L2224/02375Top view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05541Structure
    • H01L2224/05548Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13024Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12035Zener diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12043Photo diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Die Bonding (AREA)
CH248269A 1968-02-23 1969-02-19 Integrierte Festkörperschaltung mit lediglich zwei Elektrodenzuleitungen CH493097A (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19681639176 DE1639176C3 (de) 1968-02-23 1968-02-23 Temperaturkompensierte Z-Diodenanordnung in Form einer Halbleiterschaltung

Publications (1)

Publication Number Publication Date
CH493097A true CH493097A (de) 1970-06-30

Family

ID=5683973

Family Applications (1)

Application Number Title Priority Date Filing Date
CH248269A CH493097A (de) 1968-02-23 1969-02-19 Integrierte Festkörperschaltung mit lediglich zwei Elektrodenzuleitungen

Country Status (7)

Country Link
CH (1) CH493097A (xx)
DE (1) DE1639176B2 (xx)
ES (1) ES363985A1 (xx)
FR (1) FR2002487A1 (xx)
GB (1) GB1230880A (xx)
NL (1) NL6902799A (xx)
SE (1) SE358050B (xx)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0307844A3 (en) * 1987-09-14 1989-07-19 Fujitsu Limited Semiconductor integrated circuit having interconnection with improved design flexibility
EP0379878A1 (en) * 1989-01-23 1990-08-01 Motorola, Inc. Substrate power supply contact for power integrated circuits
EP0382504A2 (en) * 1989-02-09 1990-08-16 Fujitsu Limited Semiconductor integrated circuit having interconnection with improved design flexibility
EP0619920B1 (de) * 1991-12-30 1999-10-06 Bernd HÖFFLINGER Integrierte schaltung

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5965930A (en) * 1997-11-04 1999-10-12 Motorola, Inc. High frequency bipolar transistor and method of forming the same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0307844A3 (en) * 1987-09-14 1989-07-19 Fujitsu Limited Semiconductor integrated circuit having interconnection with improved design flexibility
US5072274A (en) * 1987-09-14 1991-12-10 Fujitsu Limited Semiconductor integrated circuit having interconnection with improved design flexibility
EP0379878A1 (en) * 1989-01-23 1990-08-01 Motorola, Inc. Substrate power supply contact for power integrated circuits
EP0382504A2 (en) * 1989-02-09 1990-08-16 Fujitsu Limited Semiconductor integrated circuit having interconnection with improved design flexibility
EP0382504A3 (en) * 1989-02-09 1992-08-26 Fujitsu Limited Semiconductor integrated circuit having interconnection with improved design flexibility
EP0619920B1 (de) * 1991-12-30 1999-10-06 Bernd HÖFFLINGER Integrierte schaltung

Also Published As

Publication number Publication date
DE1639176A1 (de) 1970-08-20
ES363985A1 (es) 1971-01-01
GB1230880A (xx) 1971-05-05
DE1639176B2 (de) 1971-02-25
NL6902799A (xx) 1969-08-26
FR2002487A1 (xx) 1969-10-17
SE358050B (xx) 1973-07-16

Similar Documents

Publication Publication Date Title
CH456706A (de) Schaltungsanordnung mit elektronischen Schaltungselementen
CH500594A (de) Integrierte Halbleiterschaltung
CH514451A (de) Circuit double de freinage
AT312069B (de) Schaltungsanordnung mit zwei Transistoren
CH489962A (de) Thyristorschaltung
CH506199A (fr) Circuit supraconducteur
AT301674B (de) Elektronischer Näherungsschalter
CH471472A (de) Integrierte Schaltung
CH486779A (de) Monolithische elektrische Schaltung
CH493097A (de) Integrierte Festkörperschaltung mit lediglich zwei Elektrodenzuleitungen
NL158981B (nl) Geintegreerde logische schakeling.
CH460957A (de) Schaltungsanordnung mit mehreren Halbleiterelementen
SE386335B (sv) Elektronisk stykopplare med hallarkrets.
AT324432B (de) Integrierte schaltung
CH495634A (de) Integrierte Schaltung
CH449751A (de) Schaltungsanordnung mit mehreren parallel geschalteten Halbleiterbauelementen
CH482302A (de) Thyristorschaltung
AT293523B (de) Elektronischer Näherungsschalter
CH476421A (de) Schaltungsanordnung mit Transistoren
DE1911959B2 (de) Bistabile triggerschaltung
CH498474A (de) Elektrisches Bauelement
CH449712A (de) Kaskodenschaltung mit zwei steuerbaren Halbleiterbauelementen
CH452644A (de) Schaltungselement mit Buchsenleiste
CH488332A (de) Verstärkerschaltung mit mindestens zwei Transistoren
AT287087B (de) Oszillatorschaltung

Legal Events

Date Code Title Description
PL Patent ceased