CA2990153A1 - Etalonnage de reseaux entrelaces a vitesse elevee - Google Patents

Etalonnage de reseaux entrelaces a vitesse elevee Download PDF

Info

Publication number
CA2990153A1
CA2990153A1 CA2990153A CA2990153A CA2990153A1 CA 2990153 A1 CA2990153 A1 CA 2990153A1 CA 2990153 A CA2990153 A CA 2990153A CA 2990153 A CA2990153 A CA 2990153A CA 2990153 A1 CA2990153 A1 CA 2990153A1
Authority
CA
Canada
Prior art keywords
component
sub
components
adc
facilitate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA2990153A
Other languages
English (en)
Inventor
Moshe Malkin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MACOM Connectivity Solutions LLC
Original Assignee
Applied Micro Circuits Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Micro Circuits Corp filed Critical Applied Micro Circuits Corp
Publication of CA2990153A1 publication Critical patent/CA2990153A1/fr
Abandoned legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L25/03012Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0202Channel estimation
    • H04L25/024Channel estimation channel estimation algorithms
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0202Channel estimation
    • H04L25/0204Channel estimation of multiple channels

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
  • Radio Transmission System (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

L'invention concerne des techniques pour l'étalonnage de réseaux de convertisseurs analogique-numérique (CAN) entrelacés à vitesse élevée. Un émetteur-récepteur comprend un composant de CAN qui comprend un réseau de sous-CAN qui peuvent être entrelacés pour faciliter des communications de données à vitesse élevée. Le composant de CAN traite des signaux reçus à partir d'un émetteur à distance pour faciliter la récupération des données reçues. L'émetteur-récepteur peut comprendre un composant d'étalonnage qui détermine des caractéristiques de transfert du canal ou support de communication entre l'émetteur-récepteur et l'émetteur à distance, et les caractéristiques de transfert de l'émetteur à distance vers chacun des sous-CAN du réseau, sur la base des données récupérées. Le composant d'étalonnage étalonne des sous-CAN du réseau pour faciliter la correction de différences de chemin de sous-CAN, sur la base des caractéristiques de transfert respectives, pour faciliter l'atténuation de distorsions qui seraient provoquées par les différences de chemin, le composant d'étalonnage pouvant utiliser une estimation de canal pour déterminer les fonctions de transfert des sous-CAN du réseau.
CA2990153A 2015-06-25 2015-06-25 Etalonnage de reseaux entrelaces a vitesse elevee Abandoned CA2990153A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2015/037597 WO2016209231A1 (fr) 2015-06-25 2015-06-25 Étalonnage de réseaux entrelacés à vitesse élevée

Publications (1)

Publication Number Publication Date
CA2990153A1 true CA2990153A1 (fr) 2016-12-29

Family

ID=57585322

Family Applications (1)

Application Number Title Priority Date Filing Date
CA2990153A Abandoned CA2990153A1 (fr) 2015-06-25 2015-06-25 Etalonnage de reseaux entrelaces a vitesse elevee

Country Status (6)

Country Link
EP (1) EP3314832A4 (fr)
JP (1) JP2018520590A (fr)
KR (1) KR20180034441A (fr)
CN (1) CN108028814B (fr)
CA (1) CA2990153A1 (fr)
WO (1) WO2016209231A1 (fr)

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002246910A (ja) * 2001-02-20 2002-08-30 Advantest Corp インターリーブad変換方式波形ディジタイザ装置
JP2003133954A (ja) * 2001-10-26 2003-05-09 Agilent Technologies Japan Ltd インターリーブa/d変換器の校正方法
US7292170B2 (en) * 2005-06-13 2007-11-06 Texas Instruments Incorporated System and method for improved time-interleaved analog-to-digital converter arrays
US8139630B2 (en) * 2005-10-03 2012-03-20 Clariphy Communications, Inc. High-speed receiver architecture
ATE417409T1 (de) * 2006-02-17 2008-12-15 Sicon Semiconductor Ab Zeitverschachtelter analog-digital-wandler
KR20080077755A (ko) * 2007-02-21 2008-08-26 삼성전자주식회사 다중 안테나 시스템에서 신호 보정 장치 및 방법
WO2008156401A1 (fr) * 2007-06-21 2008-12-24 Signal Processing Devices Sweden Ab Compensation des erreurs de désadaptation dans un convertisseur analogique / numérique à entrelacement temporel
JP4623151B2 (ja) * 2008-06-30 2011-02-02 ソニー株式会社 受信装置、受信方法、および無線通信システム
ATE543259T1 (de) * 2009-01-26 2012-02-15 Fujitsu Semiconductor Ltd Abtastung
US9036689B2 (en) * 2012-03-29 2015-05-19 Terasquare Co., Ltd. Variable-precision distributed arithmetic multi-input multi-output equalizer for power-and-area-efficient optical dual-polarization quadrature phase-shift-keying system
US8872680B2 (en) * 2012-05-18 2014-10-28 Analog Devices, Inc. Calibrating timing, gain and bandwidth mismatch in interleaved ADCs using injection of random pulses
US9030341B2 (en) * 2012-06-27 2015-05-12 Broadcom Corporation Compensation for lane imbalance in a multi-lane analog-to-digital converter (ADC)
CN103107966B (zh) * 2013-01-16 2016-03-30 华为技术有限公司 射频信号收发和处理的方法、设备及基站系统

Also Published As

Publication number Publication date
CN108028814A (zh) 2018-05-11
EP3314832A1 (fr) 2018-05-02
WO2016209231A1 (fr) 2016-12-29
CN108028814B (zh) 2021-01-05
KR20180034441A (ko) 2018-04-04
EP3314832A4 (fr) 2019-01-30
JP2018520590A (ja) 2018-07-26

Similar Documents

Publication Publication Date Title
US9485039B1 (en) Calibration and tracking of receiver
CN111149308B (zh) 多线路时偏的测量和校正方法
KR102529936B1 (ko) 작동 중의 샘플러 오프셋 캘리브레이션
CN111868661B (zh) 多线路时偏校正方法和系统
US8181058B2 (en) Clock-data-recovery technique for high-speed links
TW200949703A (en) Systems and methods for mitigating latency in a data detector feedback loop
US9071262B1 (en) Calibration of high-speed interleaved arrays
WO2014006515A2 (fr) Réception à efficacité spectrale élevée utilisant le multiplexage par répartition orthogonale de la fréquence
US10887077B1 (en) Method and apparatus for a one bit per symbol timing recovery phase detector
US20160182124A1 (en) Determining the signal quality of an electrical interconnect
US8966353B2 (en) Receiver with tap-coefficient adjustments
KR102541227B1 (ko) 직교 차동 벡터 시그널링 코드들에 대한 스큐 검출 및 보정
CN108028814B (zh) 高速交织阵列的校准
US10129051B2 (en) Method and apparatus for iterative interference cancellation and channel estimation of system based on FTN communication including pilot
US9160580B2 (en) Adaptive equalizer utilizing eye diagram
WO2008118714A2 (fr) Circuits, procédés et systèmes de détection de perte de signal et d'égalisation
JP6058682B2 (ja) デジタル信号処理装置
US20200321972A1 (en) Dynamic integration time adjustment of a clocked data sampler using a static analog calibration circuit
Ma et al. Enhanced multiple description decoder for error-prone channels

Legal Events

Date Code Title Description
EEER Examination request

Effective date: 20200603

FZDE Discontinued

Effective date: 20221031

FZDE Discontinued

Effective date: 20221031