CA2387110A1 - Circuits d'adresse memoire de processeur de transport inverse de signal video en paquet - Google Patents
Circuits d'adresse memoire de processeur de transport inverse de signal video en paquet Download PDFInfo
- Publication number
- CA2387110A1 CA2387110A1 CA002387110A CA2387110A CA2387110A1 CA 2387110 A1 CA2387110 A1 CA 2387110A1 CA 002387110 A CA002387110 A CA 002387110A CA 2387110 A CA2387110 A CA 2387110A CA 2387110 A1 CA2387110 A1 CA 2387110A1
- Authority
- CA
- Canada
- Prior art keywords
- data
- payloads
- memory
- common buffer
- buffer memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
- Time-Division Multiplex Systems (AREA)
- Television Systems (AREA)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US232,787 | 1981-02-06 | ||
US232,789 | 1994-04-22 | ||
US08/232,789 US5521979A (en) | 1994-04-22 | 1994-04-22 | Packet video signal inverse transport system |
US08/232,787 US5475754A (en) | 1994-04-22 | 1994-04-22 | Packet video signal inverse transport processor memory address circuitry |
CA002146472A CA2146472C (fr) | 1994-04-22 | 1995-04-06 | Processeur de transmission inverse de signaux video par paquets avec circuits d'adresse de memoire |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002146472A Division CA2146472C (fr) | 1994-04-22 | 1995-04-06 | Processeur de transmission inverse de signaux video par paquets avec circuits d'adresse de memoire |
Publications (2)
Publication Number | Publication Date |
---|---|
CA2387110A1 true CA2387110A1 (fr) | 1995-10-23 |
CA2387110C CA2387110C (fr) | 2008-02-19 |
Family
ID=27169989
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA002387110A Expired - Lifetime CA2387110C (fr) | 1994-04-22 | 1995-04-06 | Circuits d'adresse memoire de processeur de transport inverse de signal video en paquet |
Country Status (1)
Country | Link |
---|---|
CA (1) | CA2387110C (fr) |
-
1995
- 1995-04-06 CA CA002387110A patent/CA2387110C/fr not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CA2387110C (fr) | 2008-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2146472A1 (fr) | Processeur de transmission inverse de signaux video par paquets avec circuits d'adresse de memoire | |
EP0714213B1 (fr) | Décodeur de transport pour MPEG2 | |
US5655090A (en) | Externally controlled DSP with input/output FIFOs operating asynchronously and independently of a system environment | |
US5369617A (en) | High speed memory interface for video teleconferencing applications | |
KR910019426A (ko) | 텔레비젼 수상기용 픽쳐-인-픽쳐 시스템 | |
WO1997029456A1 (fr) | Imageur | |
TW331637B (en) | Semiconductor memory device, semiconductor device, data processing device and computer system | |
KR910019427A (ko) | 텔레비젼 수상기용 픽쳐-인-픽쳐 시스템 | |
AU4124993A (en) | Improved input/output control system and method | |
TW247980B (en) | Packet video signal inverse transport processor memory address circuitry | |
CA2213907A1 (fr) | Systeme generant l'affichage de signaux de commande adapte aux capacites du dispositif d'affichage | |
CA2052559A1 (fr) | Dispositif de traitement vectoriel a materiel reduit | |
CA2260932A1 (fr) | Circuit de traitement de videos animees concu pour saisir, visualiser et manipuler des informations videos animees numeriques sur un ordinateur | |
CA2387110A1 (fr) | Circuits d'adresse memoire de processeur de transport inverse de signal video en paquet | |
CA2163850A1 (fr) | Arbitrage de bus entre un dispositif d'entree-sortie et un dispositif de traitement dans un tampon d'enregistrement du type premier entre premier sorti | |
US5515329A (en) | Variable-size first in first out memory with data manipulation capabilities | |
US4056809A (en) | Fast table lookup apparatus for reading memory | |
ZA200006082B (en) | Memory management in a receiver/decoder. | |
KR100223859B1 (ko) | 디지탈 티브이 수신기 | |
TW286381B (en) | Control device for video and graphic data | |
GB2305080A (en) | Compensating for delays in a multiplexer | |
KR960009779B1 (en) | Image data transmission apparatus of printer | |
JPH02277159A (ja) | 情報転送方式 | |
KR970078308A (ko) | 디. 피램(dpram) 억세스 중재 회로 | |
KR950002255A (ko) | 암호화된 방송신호의 처리장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EEER | Examination request | ||
MKEX | Expiry |
Effective date: 20150407 |