CA2018065A1 - Systeme de traitement de donnees pouvant convertir les operations en rafales en operations pipeline - Google Patents

Systeme de traitement de donnees pouvant convertir les operations en rafales en operations pipeline

Info

Publication number
CA2018065A1
CA2018065A1 CA2018065A CA2018065A CA2018065A1 CA 2018065 A1 CA2018065 A1 CA 2018065A1 CA 2018065 A CA2018065 A CA 2018065A CA 2018065 A CA2018065 A CA 2018065A CA 2018065 A1 CA2018065 A1 CA 2018065A1
Authority
CA
Canada
Prior art keywords
operations
processing system
data processing
pipelined
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2018065A
Other languages
English (en)
Other versions
CA2018065C (fr
Inventor
Ralph Murray Begun
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CA2018065A1 publication Critical patent/CA2018065A1/fr
Application granted granted Critical
Publication of CA2018065C publication Critical patent/CA2018065C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
  • Bus Control (AREA)
  • Complex Calculations (AREA)
CA002018065A 1989-06-19 1990-06-01 Systeme de traitement de donnees pouvant convertir les operations en rafales en operations pipeline Expired - Fee Related CA2018065C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/368,449 US5146582A (en) 1989-06-19 1989-06-19 Data processing system with means to convert burst operations into memory pipelined operations
US368,449 1989-06-19

Publications (2)

Publication Number Publication Date
CA2018065A1 true CA2018065A1 (fr) 1990-12-19
CA2018065C CA2018065C (fr) 1996-01-02

Family

ID=23451244

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002018065A Expired - Fee Related CA2018065C (fr) 1989-06-19 1990-06-01 Systeme de traitement de donnees pouvant convertir les operations en rafales en operations pipeline

Country Status (12)

Country Link
US (1) US5146582A (fr)
EP (1) EP0410566B1 (fr)
JP (1) JPH0642226B2 (fr)
KR (1) KR930005800B1 (fr)
CN (1) CN1029047C (fr)
AU (1) AU625084B2 (fr)
BR (1) BR9002878A (fr)
CA (1) CA2018065C (fr)
DE (1) DE69029438T2 (fr)
GB (1) GB9003469D0 (fr)
HK (1) HK62197A (fr)
SG (1) SG45158A1 (fr)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8915422D0 (en) * 1989-07-05 1989-08-23 Apricot Computers Plc Computer with cache
CA2065989C (fr) * 1991-06-07 1998-03-31 Don Steven Keener Commande de la circulation des donnees dans un ordinateur personnel
US5440751A (en) * 1991-06-21 1995-08-08 Compaq Computer Corp. Burst data transfer to single cycle data transfer conversion and strobe signal conversion
US5559990A (en) * 1992-02-14 1996-09-24 Advanced Micro Devices, Inc. Memories with burst mode access
US5469544A (en) * 1992-11-09 1995-11-21 Intel Corporation Central processing unit address pipelining
US7248380B1 (en) * 1992-12-18 2007-07-24 Unisys Corporation Adjusting subline address for burst transfer to/from computer memory
US5404559A (en) * 1993-03-22 1995-04-04 Compaq Computer Corporation Apparatus for asserting an end of cycle signal to a processor bus in a computer system if a special cycle is detected on the processor bus without taking action on the special cycle
US5410670A (en) * 1993-06-02 1995-04-25 Microunity Systems Engineering, Inc. Accessing system that reduces access times due to transmission delays and I/O access circuitry in a burst mode random access memory
US5590286A (en) * 1993-10-07 1996-12-31 Sun Microsystems, Inc. Method and apparatus for the pipelining of data during direct memory accesses
US5603007A (en) * 1994-03-14 1997-02-11 Apple Computer, Inc. Methods and apparatus for controlling back-to-back burst reads in a cache system
US5669014A (en) * 1994-08-29 1997-09-16 Intel Corporation System and method having processor with selectable burst or no-burst write back mode depending upon signal indicating the system is configured to accept bit width larger than the bus width
US5610864A (en) 1994-12-23 1997-03-11 Micron Technology, Inc. Burst EDO memory device with maximized write cycle timing
US6525971B2 (en) 1995-06-30 2003-02-25 Micron Technology, Inc. Distributed write data drivers for burst access memories
US5526320A (en) 1994-12-23 1996-06-11 Micron Technology Inc. Burst EDO memory device
US6804760B2 (en) * 1994-12-23 2004-10-12 Micron Technology, Inc. Method for determining a type of memory present in a system
US5752267A (en) * 1995-09-27 1998-05-12 Motorola Inc. Data processing system for accessing an external device during a burst mode of operation and method therefor
US7681005B1 (en) * 1996-01-11 2010-03-16 Micron Technology, Inc. Asynchronously-accessible memory device with mode selection circuitry for burst or pipelined operation
US6981126B1 (en) 1996-07-03 2005-12-27 Micron Technology, Inc. Continuous interleave burst access
US6401186B1 (en) 1996-07-03 2002-06-04 Micron Technology, Inc. Continuous burst memory which anticipates a next requested start address
US5835704A (en) * 1996-11-06 1998-11-10 Intel Corporation Method of testing system memory
US7103742B1 (en) 1997-12-03 2006-09-05 Micron Technology, Inc. Burst/pipelined edo memory device
JPH11232214A (ja) * 1998-02-17 1999-08-27 Hitachi Ltd 情報処理装置用プロセッサおよびその制御方法
US6178467B1 (en) 1998-07-07 2001-01-23 International Business Machines Corporation Microprocessor system requests burstable access to noncacheable memory areas and transfers noncacheable address on a bus at burst mode
US6862657B1 (en) 1999-12-21 2005-03-01 Intel Corporation Reading data from a storage medium
US6934807B1 (en) 2000-03-31 2005-08-23 Intel Corporation Determining an amount of data read from a storage medium
US7310706B1 (en) * 2001-06-01 2007-12-18 Mips Technologies, Inc. Random cache line refill
US20050010726A1 (en) * 2003-07-10 2005-01-13 Rai Barinder Singh Low overhead read buffer
US7102751B2 (en) * 2003-11-11 2006-09-05 Battelle Memorial Institute Laser-based spectroscopic detection techniques
WO2006045216A1 (fr) * 2004-10-28 2006-05-04 Magima Digital Information Co., Ltd. Dispositif et procede d'arbitrage

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1268283A (en) * 1970-04-02 1972-03-29 Ibm Connect module
US4360891A (en) * 1980-04-14 1982-11-23 Sperry Corporation Address and data interface unit
US4509113A (en) * 1982-02-02 1985-04-02 International Business Machines Corporation Peripheral interface adapter circuit for use in I/O controller card having multiple modes of operation
JPS60254358A (ja) * 1984-05-31 1985-12-16 Toshiba Corp マルチア−キテクチヤマイクロプロセツサシステム
US4716545A (en) * 1985-03-19 1987-12-29 Wang Laboratories, Inc. Memory means with multiple word read and single word write
US4807183A (en) * 1985-09-27 1989-02-21 Carnegie-Mellon University Programmable interconnection chip for computer system functional modules
US4802085A (en) * 1987-01-22 1989-01-31 National Semiconductor Corporation Apparatus and method for detecting and handling memory-mapped I/O by a pipelined microprocessor
US4851990A (en) * 1987-02-09 1989-07-25 Advanced Micro Devices, Inc. High performance processor interface between a single chip processor and off chip memory means having a dedicated and shared bus structure
US5029124A (en) * 1988-05-17 1991-07-02 Digital Equipment Corporation Method and apparatus for providing high speed parallel transfer of bursts of data
US5019965A (en) * 1989-02-03 1991-05-28 Digital Equipment Corporation Method and apparatus for increasing the data storage rate of a computer system having a predefined data path width

Also Published As

Publication number Publication date
BR9002878A (pt) 1991-08-20
KR910001517A (ko) 1991-01-31
AU5571490A (en) 1990-12-20
JPH0330046A (ja) 1991-02-08
EP0410566A2 (fr) 1991-01-30
US5146582A (en) 1992-09-08
EP0410566A3 (en) 1992-04-22
SG45158A1 (en) 1998-01-16
DE69029438D1 (de) 1997-01-30
KR930005800B1 (ko) 1993-06-25
CN1048272A (zh) 1991-01-02
EP0410566B1 (fr) 1996-12-18
CA2018065C (fr) 1996-01-02
AU625084B2 (en) 1992-07-02
GB9003469D0 (en) 1990-04-11
JPH0642226B2 (ja) 1994-06-01
DE69029438T2 (de) 1997-06-12
HK62197A (en) 1997-05-16
CN1029047C (zh) 1995-06-21

Similar Documents

Publication Publication Date Title
CA2018065A1 (fr) Systeme de traitement de donnees pouvant convertir les operations en rafales en operations pipeline
WO1998012704A3 (fr) Memoire non volatile enregistrable a fonction de suspension de programme
EP1361517A3 (fr) Procédé de traitement de données et dispositif correspondant
EP0141742A3 (fr) Système mémoire tampon pour la partie entrée/sortie d'un système de traitement de données
EP0840234A3 (fr) Système et méthode pour mémoire partagée programmable
EP0276870A3 (en) Dual port video memory system having semi-synchronous data input and data output
WO1999014663A3 (fr) Unite de traitement de donnees dotee de fonctions de traitement de signaux numeriques
CA2000151A1 (fr) Processeur de donnees parallele
EP0602909A3 (fr) Architecture SIMD avec un bus pour transférer des données entre les unités de traitement
GB8904921D0 (en) Microcomputer system with cache memory and operable in pipelined mode
EP0312238A3 (fr) Dispositif de commande pour un tampon "peps"
CA2145106A1 (fr) Systeme d'entree-sortie a memoire intelligente
EP0182044A3 (en) Initialization apparatus for a data processing system with a plurality of input/output and storage controller connected to a common bus.
CA2059604A1 (fr) Appareil de traitement de donnees a memoire a disque compact
KR920008143B1 (en) Diagnostic system in data processing system
CA2199571A1 (fr) Creation d'une ram multiport au moyen d'un multiplexage temporel
AU3130497A (en) Asynchronous transfer mode cell processing system with load multiple instruction and memory write-back
CA2116826A1 (fr) Systeme de traitement de donnees utilisant un bus d'adresses et un bus de donnees asynchrones non multiplexes
EP0676096A4 (fr) Unite logique de demodulateur adaptable aux protocoles a donnees multiples.
AU554381B2 (en) Initialize control system in a cash processing system
WO1996008773A3 (fr) Commande d'un bus de donnees lors d'un transfert de donnees par acces direct a la memoire par l'intermediaire de cartes pcmcia
AU3330089A (en) Securing tubes in inflatable boats
EP0257252A3 (fr) Microprocesseur
AU6309386A (en) Raster image memory system
HK1018717A1 (en) Signal processing system with low power consuming memory

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed