CA1237200A - Access verification arrangement for digital data processing system which has demand-paged memory - Google Patents
Access verification arrangement for digital data processing system which has demand-paged memoryInfo
- Publication number
- CA1237200A CA1237200A CA000491289A CA491289A CA1237200A CA 1237200 A CA1237200 A CA 1237200A CA 000491289 A CA000491289 A CA 000491289A CA 491289 A CA491289 A CA 491289A CA 1237200 A CA1237200 A CA 1237200A
- Authority
- CA
- Canada
- Prior art keywords
- data
- transfer
- bus
- address
- access
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
 
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
- G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights
- G06F12/1491—Protection against unauthorised use of memory or access to memory by checking the subject access rights in a hierarchical protection system, e.g. privilege levels, memory rings
 
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Security & Cryptography (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Storage Device Security (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| US65351184A | 1984-09-21 | 1984-09-21 | |
| US653,511 | 1984-09-21 | 
Publications (1)
| Publication Number | Publication Date | 
|---|---|
| CA1237200A true CA1237200A (en) | 1988-05-24 | 
Family
ID=24621184
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| CA000491289A Expired CA1237200A (en) | 1984-09-21 | 1985-09-20 | Access verification arrangement for digital data processing system which has demand-paged memory | 
Country Status (11)
| Country | Link | 
|---|---|
| US (1) | US4821169A (OSRAM) | 
| EP (1) | EP0175620B1 (OSRAM) | 
| JP (1) | JPS61114353A (OSRAM) | 
| KR (1) | KR860002759A (OSRAM) | 
| AU (1) | AU578732B2 (OSRAM) | 
| BR (1) | BR8504729A (OSRAM) | 
| CA (1) | CA1237200A (OSRAM) | 
| DE (1) | DE3587031T2 (OSRAM) | 
| IN (1) | IN165278B (OSRAM) | 
| MX (1) | MX158239A (OSRAM) | 
| ZA (1) | ZA857240B (OSRAM) | 
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| US5023773A (en) * | 1988-02-10 | 1991-06-11 | International Business Machines Corporation | Authorization for selective program access to data in multiple address spaces | 
| US5301327A (en) * | 1989-06-30 | 1994-04-05 | Digital Equipment Corporation | Virtual memory management for source-code development system | 
| US5463778A (en) * | 1989-11-16 | 1995-10-31 | Texas Instruments Incorporated | User controlled trap handler | 
| US5075845A (en) * | 1989-12-22 | 1991-12-24 | Intel Corporation | Type management and control in an object oriented memory protection mechanism | 
| JP2796162B2 (ja) * | 1990-02-21 | 1998-09-10 | 富士通株式会社 | 命令処理方法 | 
| US5564052A (en) * | 1991-06-27 | 1996-10-08 | Integrated Device Technology, Inc. | Logically disconnectable virtual-to-physical address translation unit and method for such disconnection | 
| US5539899A (en) * | 1992-04-03 | 1996-07-23 | International Business Machines Corporation | System and method for handling a segmented program in a memory for a multitasking data processing system utilizing paged virtual storage | 
| US5548739A (en) * | 1993-11-04 | 1996-08-20 | Sun Microsystems, Inc. | Method and apparatus for rapidly retrieving data from a physically addressed data storage structure using address page crossing predictive annotations | 
| US5657445A (en) * | 1996-01-26 | 1997-08-12 | Dell Usa, L.P. | Apparatus and method for limiting access to mass storage devices in a computer system | 
| KR20000021076A (ko) * | 1998-09-25 | 2000-04-15 | 김영환 | 네트워크 방식의 커넥션에 의한 디지털시스템의 다이나믹 제어장치 | 
| US7765581B1 (en) * | 1999-12-10 | 2010-07-27 | Oracle America, Inc. | System and method for enabling scalable security in a virtual private network | 
| GB2378005A (en) * | 2001-07-27 | 2003-01-29 | Chien-Tzu Hou | Method for Controlling Paged Memory Access Attributes | 
| US9390031B2 (en) * | 2005-12-30 | 2016-07-12 | Intel Corporation | Page coloring to associate memory pages with programs | 
| US9908717B2 (en) | 2012-10-25 | 2018-03-06 | Rexnord Industries, Llc | Non contact active control conveying assembly | 
| DK2911958T3 (en) | 2012-10-25 | 2017-07-17 | Rexnord Ind Llc | MODULAR UPPER TRANSPORT DEVICE WITH ROLLERS AND ACTIVE CONTROL | 
| CA2965680A1 (en) | 2014-10-31 | 2016-05-06 | Rexnord Industries, Llc | Activated variable height rollers for an active control roller top conveying assembly | 
| CA2966140A1 (en) | 2014-10-31 | 2016-05-06 | Rexnord Industries, Llc | Operation of an active control roller top conveying assembly | 
| US10162694B2 (en) | 2015-12-21 | 2018-12-25 | Intel Corporation | Hardware apparatuses and methods for memory corruption detection | 
| US10392192B2 (en) | 2016-06-08 | 2019-08-27 | Rexnord Industries, Llc. | Drive assembly for a modular conveyor | 
| US12393523B2 (en) | 2022-03-31 | 2025-08-19 | Intel Corporation | Circuitry and methods for implementing micro-context based trust domains | 
| US12417099B2 (en) | 2022-04-02 | 2025-09-16 | Intel Corporation | Circuitry and methods for informing indirect prefetches using capabilities | 
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| US3893084A (en) * | 1973-05-01 | 1975-07-01 | Digital Equipment Corp | Memory access control system | 
| US3916385A (en) * | 1973-12-12 | 1975-10-28 | Honeywell Inf Systems | Ring checking hardware | 
| US4300192A (en) * | 1974-04-18 | 1981-11-10 | Honeywell Information Systems Inc. | Method and means for storing and accessing information in a shared access multiprogrammed data processing system | 
| US4016545A (en) * | 1975-07-31 | 1977-04-05 | Harris Corporation | Plural memory controller apparatus | 
| US4092715A (en) * | 1976-09-22 | 1978-05-30 | Honeywell Information Systems Inc. | Input-output unit having extended addressing capability | 
| US4386399A (en) * | 1980-04-25 | 1983-05-31 | Data General Corporation | Data processing system | 
| JPS58149548A (ja) * | 1982-03-02 | 1983-09-05 | Hitachi Ltd | メモリ制御方式 | 
| JPS6047624B2 (ja) * | 1982-06-30 | 1985-10-22 | 富士通株式会社 | アドレス変換制御方式 | 
| US4581702A (en) * | 1983-01-10 | 1986-04-08 | International Business Machines Corporation | Critical system protection | 
- 
        1985
        - 1985-09-12 IN IN749/DEL/85A patent/IN165278B/en unknown
- 1985-09-13 AU AU47432/85A patent/AU578732B2/en not_active Ceased
- 1985-09-18 DE DE8585401808T patent/DE3587031T2/de not_active Expired - Lifetime
- 1985-09-18 EP EP85401808A patent/EP0175620B1/en not_active Expired - Lifetime
- 1985-09-20 KR KR1019850006878A patent/KR860002759A/ko not_active Withdrawn
- 1985-09-20 CA CA000491289A patent/CA1237200A/en not_active Expired
- 1985-09-20 JP JP60208549A patent/JPS61114353A/ja active Granted
- 1985-09-20 ZA ZA857240A patent/ZA857240B/xx unknown
- 1985-09-23 BR BR8504729A patent/BR8504729A/pt unknown
- 1985-10-01 MX MX121A patent/MX158239A/es unknown
 
- 
        1987
        - 1987-02-11 US US07/015,576 patent/US4821169A/en not_active Expired - Lifetime
 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPH0260012B2 (OSRAM) | 1990-12-14 | 
| BR8504729A (pt) | 1986-07-22 | 
| DE3587031D1 (de) | 1993-03-11 | 
| EP0175620A2 (en) | 1986-03-26 | 
| JPS61114353A (ja) | 1986-06-02 | 
| DE3587031T2 (de) | 1993-08-19 | 
| EP0175620A3 (en) | 1989-09-20 | 
| AU578732B2 (en) | 1988-11-03 | 
| EP0175620B1 (en) | 1993-01-27 | 
| ZA857240B (en) | 1986-05-28 | 
| IN165278B (OSRAM) | 1989-09-09 | 
| AU4743285A (en) | 1986-03-27 | 
| MX158239A (es) | 1989-01-17 | 
| US4821169A (en) | 1989-04-11 | 
| KR860002759A (ko) | 1986-04-28 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| CA1237200A (en) | Access verification arrangement for digital data processing system which has demand-paged memory | |
| CA1296106C (en) | Cache invalidate protocol for digital data processing system | |
| US5418927A (en) | I/O cache controller containing a buffer memory partitioned into lines accessible by corresponding I/O devices and a directory to track the lines | |
| US7360054B2 (en) | Method and apparatus for direct conveyance of physical addresses from user level code to peripheral devices in virtual memory systems | |
| EP0090575B1 (en) | Memory system | |
| US4545016A (en) | Memory management system | |
| US4550368A (en) | High-speed memory and memory management system | |
| US4785398A (en) | Virtual cache system using page level number generating CAM to access other memories for processing requests relating to a page | |
| US4868738A (en) | Operating system independent virtual memory computer system | |
| US4675646A (en) | RAM based multiple breakpoint logic | |
| US4092715A (en) | Input-output unit having extended addressing capability | |
| EP0902922B1 (en) | Method and apparatus for caching system management mode information with other information | |
| US5060186A (en) | High-capacity memory having extended addressing capacity in a multiprocessing system | |
| WO1988006762A1 (en) | Central processor unit for digital data processing system including cache management mechanism | |
| US5119484A (en) | Selections between alternate control word and current instruction generated control word for alu in respond to alu output and current instruction | |
| US5287482A (en) | Input/output cache | |
| JPS5821308B2 (ja) | ルツクアヘツド・コントロ−ル装置 | |
| US5293622A (en) | Computer system with input/output cache | |
| US5479629A (en) | Method and apparatus for translation request buffer and requestor table for minimizing the number of accesses to the same address | |
| AU603433B2 (en) | Bus adapter unit for digital data processing system | |
| EP0321775B1 (en) | Secure data processing system using commodity devices | |
| US5652860A (en) | Memory control device | |
| EP0196244A2 (en) | Cache MMU system | |
| EP0192578A2 (en) | A multiple bus system including a microprocessor having separate instruction and data interfaces and caches | |
| EP0055579A2 (en) | Cache memories with double word access | 
Legal Events
| Date | Code | Title | Description | 
|---|---|---|---|
| MKEX | Expiry |