CA1154542A - Systeme de logique autoverificateur - Google Patents

Systeme de logique autoverificateur

Info

Publication number
CA1154542A
CA1154542A CA000370511A CA370511A CA1154542A CA 1154542 A CA1154542 A CA 1154542A CA 000370511 A CA000370511 A CA 000370511A CA 370511 A CA370511 A CA 370511A CA 1154542 A CA1154542 A CA 1154542A
Authority
CA
Canada
Prior art keywords
chip
fault
effective
signals
internal stimulus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000370511A
Other languages
English (en)
Inventor
Richard M. Sedmak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sperry Corp
Original Assignee
Sperry Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sperry Corp filed Critical Sperry Corp
Priority to CA000370511A priority Critical patent/CA1154542A/fr
Application granted granted Critical
Publication of CA1154542A publication Critical patent/CA1154542A/fr
Expired legal-status Critical Current

Links

Landscapes

  • Hardware Redundancy (AREA)
CA000370511A 1981-02-10 1981-02-10 Systeme de logique autoverificateur Expired CA1154542A (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000370511A CA1154542A (fr) 1981-02-10 1981-02-10 Systeme de logique autoverificateur

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA000370511A CA1154542A (fr) 1981-02-10 1981-02-10 Systeme de logique autoverificateur

Publications (1)

Publication Number Publication Date
CA1154542A true CA1154542A (fr) 1983-09-27

Family

ID=4119142

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000370511A Expired CA1154542A (fr) 1981-02-10 1981-02-10 Systeme de logique autoverificateur

Country Status (1)

Country Link
CA (1) CA1154542A (fr)

Similar Documents

Publication Publication Date Title
JP2590294B2 (ja) 回路ボードテストシステムとテストベクトル供給システム及び生成方法
CA1056458A (fr) Barre omnibus commune de diagnostic pour la verification d'un ordinateur en fonctionnement
US4860290A (en) Logic circuit having individually testable logic modules
US5680543A (en) Method and apparatus for built-in self-test with multiple clock circuits
EP0006328B1 (fr) Système utilisant des blocs de circuit intégré avec dispositif de détection d'erreurs
US5173904A (en) Logic circuits systems, and methods having individually testable logic modules
US5444715A (en) AC interconnect test of integrated circuit chips
CA1233906A (fr) Dispositif de verification et de diagnostic pour ordinateurs numeriques
US7409614B2 (en) Method, system and program product for boundary I/O testing employing a logic built-in self-test of an integrated circuit
CN1329833C (zh) 用于容错和柔性测试签名生成器的方法和装置
US6029261A (en) Test circuit and system for interconnect testing of high-level packages
US4996691A (en) Integrated circuit testing method and apparatus and integrated circuit devices for use therewith
US4727548A (en) On-line, limited mode, built-in fault detection/isolation system for state machines and combinational logic
JPS62254079A (ja) 集積回路テスト方法および装置
US4471484A (en) Self verifying logic system
US7412638B2 (en) Method, system, and program product for controlling test data of a logic built-in self-test of an integrated circuit
US5189675A (en) Self-diagnostic circuit for logic circuit block
EP0209982B1 (fr) Circuits intégrés numériques
EP0028091B1 (fr) Détection de défauts dans des plaquettes à circuit intégré et dans des plaquettes à circuit imprimé et systèmes contenant de telles plaquettes
EP0043902B1 (fr) Localisateur de défauts dans un réseau de mémoire
CA1154542A (fr) Systeme de logique autoverificateur
CA1241375A (fr) Appareil et methode de verification a signaux aleatoires ponderes
Chan An improved technique for circuit board interconnect test
Nagamine An automated method for designing logic circuit diagnostic programs
Hławiczka et al. Universal test controller chip for board self test

Legal Events

Date Code Title Description
MKEX Expiry