CA1241375A - Appareil et methode de verification a signaux aleatoires ponderes - Google Patents

Appareil et methode de verification a signaux aleatoires ponderes

Info

Publication number
CA1241375A
CA1241375A CA000501737A CA501737A CA1241375A CA 1241375 A CA1241375 A CA 1241375A CA 000501737 A CA000501737 A CA 000501737A CA 501737 A CA501737 A CA 501737A CA 1241375 A CA1241375 A CA 1241375A
Authority
CA
Canada
Prior art keywords
test
input
lssd
signature
patterns
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000501737A
Other languages
English (en)
Inventor
Edward B. Eichelberger
Roger N. Langmaid
Eric Lindbloom
Franco Motika
John L. Sinchak
John A. Waicukauski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/748,228 external-priority patent/US4647161A/en
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA1241375A publication Critical patent/CA1241375A/fr
Expired legal-status Critical Current

Links

CA000501737A 1985-06-24 1986-02-12 Appareil et methode de verification a signaux aleatoires ponderes Expired CA1241375A (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US748,228 1985-06-24
US06/748,228 US4647161A (en) 1981-05-20 1985-06-24 Fish eye lens system

Publications (1)

Publication Number Publication Date
CA1241375A true CA1241375A (fr) 1988-08-30

Family

ID=25008549

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000501737A Expired CA1241375A (fr) 1985-06-24 1986-02-12 Appareil et methode de verification a signaux aleatoires ponderes

Country Status (2)

Country Link
JP (1) JPS6236622A (fr)
CA (1) CA1241375A (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0736847U (ja) * 1991-02-12 1995-07-11 三郎 狩野 箸置きの要らない箸
JP2013238684A (ja) * 2012-05-14 2013-11-28 Tamron Co Ltd 魚眼レンズ
JP6000802B2 (ja) * 2012-10-25 2016-10-05 日本電産サンキョー株式会社 広角レンズ
US9104009B2 (en) * 2013-12-20 2015-08-11 Genius Electronic Optical Co., Ltd. Optical imaging system and electronic apparatus including the same
JP6426063B2 (ja) * 2015-07-22 2018-11-21 富士フイルム株式会社 撮像レンズおよび撮像装置

Also Published As

Publication number Publication date
JPS6236622A (ja) 1987-02-17

Similar Documents

Publication Publication Date Title
US4687988A (en) Weighted random pattern testing apparatus and method
US4801870A (en) Weighted random pattern testing apparatus and method
US4745355A (en) Weighted random pattern testing apparatus and method
CA1234599A (fr) Appareil et methode de test pondere au moyen de configurations aleatoires
EP0472818B1 (fr) Auto-test incorporé pour circuits intégrés
US5383143A (en) Self re-seeding linear feedback shift register (LFSR) data processing system for generating a pseudo-random test bit stream and method of operation
US6715105B1 (en) Method for reducing stored patterns for IC test by embedding built-in-self-test circuitry for chip logic into a scan test access port
JP2554410B2 (ja) テストパターンビットシーケンス生成回路及びディジタル回路デバイスのテスト方法
US5968194A (en) Method for application of weighted random patterns to partial scan designs
US6393594B1 (en) Method and system for performing pseudo-random testing of an integrated circuit
US6442723B1 (en) Logic built-in self test selective signature generation
US7644333B2 (en) Restartable logic BIST controller
US7010735B2 (en) Stuck-at fault scan chain diagnostic method
US20050240848A1 (en) Masking circuit and method of masking corrupted bits
Serra et al. Testing
US20040216061A1 (en) Embeddable method and apparatus for functional pattern testing of repeatable program instruction-driven logic circuits via signal signature generation
US7017095B2 (en) Functional pattern logic diagnostic method
US6178534B1 (en) System and method for using LBIST to find critical paths in functional logic
US20050160339A1 (en) Automated bist test pattern sequence generator software system and method
US6314540B1 (en) Partitioned pseudo-random logic test for improved manufacturability of semiconductor chips
CA1241375A (fr) Appareil et methode de verification a signaux aleatoires ponderes
Savir Salvaging test windows in BIST diagnostics
US4471484A (en) Self verifying logic system
US5293387A (en) Method for increasing the resolution of a digital fault dictionary
Waicukauski et al. Testing VLSI chips with weighted random patterns

Legal Events

Date Code Title Description
MKEX Expiry