CA1119313A - Virtual-to-real address translation method and mechanism - Google Patents

Virtual-to-real address translation method and mechanism

Info

Publication number
CA1119313A
CA1119313A CA000315832A CA315832A CA1119313A CA 1119313 A CA1119313 A CA 1119313A CA 000315832 A CA000315832 A CA 000315832A CA 315832 A CA315832 A CA 315832A CA 1119313 A CA1119313 A CA 1119313A
Authority
CA
Canada
Prior art keywords
segment
virtual address
address
mode
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000315832A
Other languages
English (en)
French (fr)
Inventor
Lewis R. Carlson
Dennis C. Gassman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Sperry Rand Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sperry Rand Corp filed Critical Sperry Rand Corp
Application granted granted Critical
Publication of CA1119313A publication Critical patent/CA1119313A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CA000315832A 1977-11-04 1978-11-06 Virtual-to-real address translation method and mechanism Expired CA1119313A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US84853577A 1977-11-04 1977-11-04
US848,535 1977-11-04

Publications (1)

Publication Number Publication Date
CA1119313A true CA1119313A (en) 1982-03-02

Family

ID=25303555

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000315832A Expired CA1119313A (en) 1977-11-04 1978-11-06 Virtual-to-real address translation method and mechanism

Country Status (6)

Country Link
JP (1) JPS5474636A (enrdf_load_stackoverflow)
CA (1) CA1119313A (enrdf_load_stackoverflow)
DE (1) DE2847737C2 (enrdf_load_stackoverflow)
FR (1) FR2408176A1 (enrdf_load_stackoverflow)
GB (1) GB2008821B (enrdf_load_stackoverflow)
IT (1) IT1100062B (enrdf_load_stackoverflow)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6017130B2 (ja) * 1980-06-06 1985-05-01 日本電気株式会社 アドレス制御装置
JPS5734251A (en) * 1980-08-07 1982-02-24 Toshiba Corp Address conversion and generating system
US4532586A (en) * 1981-05-22 1985-07-30 Data General Corporation Digital data processing system with tripartite description-based addressing multi-level microcode control, and multi-level stacks
US4550368A (en) * 1982-07-02 1985-10-29 Sun Microsystems, Inc. High-speed memory and memory management system
US4545016A (en) * 1983-01-07 1985-10-01 Tandy Corporation Memory management system
GB8405491D0 (en) * 1984-03-02 1984-04-04 Hemdal G Computers
JP2522248B2 (ja) * 1986-05-24 1996-08-07 株式会社日立製作所 記憶装置アクセス機構

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE756243A (fr) * 1969-09-17 1971-03-01 Burroughs Corp Procede et appareil pour effectuer et desaffecter de petits espaces d'une memoire a un programme de calculateur.
US3764996A (en) * 1971-12-23 1973-10-09 Ibm Storage control and address translation
FR122199A (enrdf_load_stackoverflow) * 1973-12-17
US3938100A (en) * 1974-06-07 1976-02-10 Control Data Corporation Virtual addressing apparatus for addressing the memory of a computer utilizing associative addressing techniques
FR2315744A1 (fr) * 1975-06-27 1977-01-21 Telemecanique Electrique Dispositif auxiliaire d'adressage virtuel

Also Published As

Publication number Publication date
FR2408176B1 (enrdf_load_stackoverflow) 1982-06-25
GB2008821A (en) 1979-06-06
FR2408176A1 (fr) 1979-06-01
JPS6136264B2 (enrdf_load_stackoverflow) 1986-08-18
JPS5474636A (en) 1979-06-14
IT1100062B (it) 1985-09-28
GB2008821B (en) 1982-01-13
DE2847737C2 (de) 1982-08-05
IT7829424A0 (it) 1978-11-03
DE2847737A1 (de) 1979-05-17

Similar Documents

Publication Publication Date Title
US4285040A (en) Dual mode virtual-to-real address translation mechanism
US4376297A (en) Virtual memory addressing device
US5991757A (en) Method and system for searching an array for an array value
EP0288606B1 (en) Computer system employing a cpu having two mutually incompatible addressing modes
US5465337A (en) Method and apparatus for a memory management unit supporting multiple page sizes
US5075842A (en) Disabling tag bit recognition and allowing privileged operations to occur in an object-oriented memory protection mechanism
US5412787A (en) Two-level TLB having the second level TLB implemented in cache tag RAMs
US5440710A (en) Emulation of segment bounds checking using paging with sub-page validity
US5073851A (en) Apparatus and method for improved caching in a computer system
EP0595880B1 (en) Memory management method
EP1096385B1 (en) A method and apparatus for forming an entry address
EP0690374A2 (en) Application binary interface and method of interfacing binary application program to digital computer
Jacob et al. Virtual memory in contemporary microprocessors
US7296139B1 (en) In-memory table structure for virtual address translation system with translation units of variable range size
US4616311A (en) Data processing system
US7334108B1 (en) Multi-client virtual address translation system with translation units of variable-range size
US3979726A (en) Apparatus for selectively clearing a cache store in a processor having segmentation and paging
EP0458127A2 (en) Translation of multiple virtual pages upon a TLB miss
US5060137A (en) Explicit instructions for control of translation lookaside buffers
US5008816A (en) Data processing system with multi-access memory
EP0543991B1 (en) Improving computer performance by simulated cache associativity
US5713001A (en) Circuit for converting address operands supplied by a program to hashed virtual address
US5509131A (en) System for pointer updating across paged memory
JP7469306B2 (ja) 仮想ページを不連続なバッキング物理サブページに割り当てることを可能にする方法
CA1119313A (en) Virtual-to-real address translation method and mechanism

Legal Events

Date Code Title Description
MKEX Expiry