CA1116756A - Cache memory command circuit - Google Patents
Cache memory command circuitInfo
- Publication number
- CA1116756A CA1116756A CA000317779A CA317779A CA1116756A CA 1116756 A CA1116756 A CA 1116756A CA 000317779 A CA000317779 A CA 000317779A CA 317779 A CA317779 A CA 317779A CA 1116756 A CA1116756 A CA 1116756A
- Authority
- CA
- Canada
- Prior art keywords
- memory
- unit
- data
- cache
- cache memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1673—Details of memory controller using buffers
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Information Transfer Systems (AREA)
- Image Input (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US86122877A | 1977-12-16 | 1977-12-16 | |
| US861,228 | 1977-12-16 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1116756A true CA1116756A (en) | 1982-01-19 |
Family
ID=25335228
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA000317779A Expired CA1116756A (en) | 1977-12-16 | 1978-12-12 | Cache memory command circuit |
Country Status (6)
| Country | Link |
|---|---|
| JP (1) | JPS5489532A (cs) |
| AU (1) | AU521383B2 (cs) |
| CA (1) | CA1116756A (cs) |
| DE (1) | DE2854286A1 (cs) |
| FR (1) | FR2412139B1 (cs) |
| GB (1) | GB2010547B (cs) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AU529675B2 (en) * | 1977-12-07 | 1983-06-16 | Honeywell Information Systems Incorp. | Cache memory unit |
| US4225922A (en) * | 1978-12-11 | 1980-09-30 | Honeywell Information Systems Inc. | Command queue apparatus included within a cache unit for facilitating command sequencing |
| US4345309A (en) * | 1980-01-28 | 1982-08-17 | Digital Equipment Corporation | Relating to cached multiprocessor system with pipeline timing |
| US4370710A (en) * | 1980-08-26 | 1983-01-25 | Control Data Corporation | Cache memory organization utilizing miss information holding registers to prevent lockup from cache misses |
| JPS59136859A (ja) | 1983-01-27 | 1984-08-06 | Nec Corp | バツフア制御装置 |
| JPH0337955U (cs) * | 1989-08-24 | 1991-04-12 | ||
| RU2238584C2 (ru) * | 2002-07-31 | 2004-10-20 | Муратшин Борис Фрилевич | Способ организации персистентной кэш памяти для многозадачных, в том числе симметричных многопроцессорных компьютерных систем и устройство для его осуществления |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR111566A (cs) * | 1974-10-04 |
-
1978
- 1978-12-12 CA CA000317779A patent/CA1116756A/en not_active Expired
- 1978-12-12 FR FR7834969A patent/FR2412139B1/fr not_active Expired
- 1978-12-12 AU AU42428/78A patent/AU521383B2/en not_active Expired
- 1978-12-13 JP JP15406278A patent/JPS5489532A/ja active Granted
- 1978-12-14 GB GB7848441A patent/GB2010547B/en not_active Expired
- 1978-12-15 DE DE19782854286 patent/DE2854286A1/de active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5489532A (en) | 1979-07-16 |
| GB2010547A (en) | 1979-06-27 |
| DE2854286A1 (de) | 1979-06-28 |
| JPS6148745B2 (cs) | 1986-10-25 |
| FR2412139A1 (fr) | 1979-07-13 |
| GB2010547B (en) | 1982-05-19 |
| AU4242878A (en) | 1979-06-21 |
| FR2412139B1 (fr) | 1986-05-09 |
| DE2854286C2 (cs) | 1989-10-12 |
| AU521383B2 (en) | 1982-04-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4354232A (en) | Cache memory command buffer circuit | |
| US4521850A (en) | Instruction buffer associated with a cache memory unit | |
| AU598857B2 (en) | Move-out queue buffer | |
| US5530829A (en) | Track and record mode caching scheme for a storage system employing a scatter index table with pointer and a track directory | |
| US5530897A (en) | System for dynamic association of a variable number of device addresses with input/output devices to allow increased concurrent requests for access to the input/output devices | |
| US4530052A (en) | Apparatus and method for a data processing unit sharing a plurality of operating systems | |
| US5301279A (en) | Apparatus for conditioning priority arbitration | |
| KR920005852B1 (ko) | 데이타 처리 시스템에 있어서 합성 디스크립터를 제공하는 장치 및 방법 | |
| US4525777A (en) | Split-cycle cache system with SCU controlled cache clearing during cache store access period | |
| US4045781A (en) | Memory module with selectable byte addressing for digital data processing system | |
| US3670307A (en) | Interstorage transfer mechanism | |
| CA1089107A (en) | Channel bus controller | |
| EP0071719A2 (en) | Data processing apparatus including a paging storage subsystem | |
| JPS624745B2 (cs) | ||
| EP0292501B1 (en) | Apparatus and method for providing a cache memory unit with a write operation utilizing two system clock cycles | |
| US4138720A (en) | Time-shared, multi-phase memory accessing system | |
| US3911401A (en) | Hierarchial memory/storage system for an electronic computer | |
| US4174537A (en) | Time-shared, multi-phase memory accessing system having automatically updatable error logging means | |
| US4371949A (en) | Time-shared, multi-phase memory accessing system having automatically updatable error logging means | |
| CA1116756A (en) | Cache memory command circuit | |
| JPH0457026B2 (cs) | ||
| US6973557B2 (en) | Apparatus and method for dual access to a banked and pipelined data cache memory unit | |
| EP0386719A2 (en) | Partial store control circuit | |
| US4388687A (en) | Memory unit | |
| CN120216151A (zh) | 在ufs设备中实现的队列管理方法以及队列管理器 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |