CA1103326A - Common polling logic for input/output interrupt or cycle steal data transfer requests - Google Patents

Common polling logic for input/output interrupt or cycle steal data transfer requests

Info

Publication number
CA1103326A
CA1103326A CA277,289A CA277289A CA1103326A CA 1103326 A CA1103326 A CA 1103326A CA 277289 A CA277289 A CA 277289A CA 1103326 A CA1103326 A CA 1103326A
Authority
CA
Canada
Prior art keywords
poll
signal
bus
peripheral device
device control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA277,289A
Other languages
English (en)
French (fr)
Inventor
Max A. Bouknecht
Donall G. Bourke
Louis P. Vergari
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA1103326A publication Critical patent/CA1103326A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
    • G06F13/34—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
CA277,289A 1976-04-30 1977-04-29 Common polling logic for input/output interrupt or cycle steal data transfer requests Expired CA1103326A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US681,983 1976-04-30
US05/681,983 US4038641A (en) 1976-04-30 1976-04-30 Common polling logic for input/output interrupt or cycle steal data transfer requests

Publications (1)

Publication Number Publication Date
CA1103326A true CA1103326A (en) 1981-06-16

Family

ID=24737695

Family Applications (1)

Application Number Title Priority Date Filing Date
CA277,289A Expired CA1103326A (en) 1976-04-30 1977-04-29 Common polling logic for input/output interrupt or cycle steal data transfer requests

Country Status (11)

Country Link
US (1) US4038641A (enExample)
JP (2) JPS6030983B2 (enExample)
AU (1) AU510240B2 (enExample)
BR (1) BR7702817A (enExample)
CA (1) CA1103326A (enExample)
CH (1) CH620778A5 (enExample)
DE (1) DE2719278C3 (enExample)
ES (1) ES458222A1 (enExample)
GB (1) GB1557117A (enExample)
NL (1) NL7704654A (enExample)
SE (1) SE431373B (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4181934A (en) * 1976-12-27 1980-01-01 International Business Machines Corporation Microprocessor architecture with integrated interrupts and cycle steals prioritized channel
US4339793A (en) * 1976-12-27 1982-07-13 International Business Machines Corporation Function integrated, shared ALU processor apparatus and method
JPS53107252A (en) * 1977-03-01 1978-09-19 Sanyo Electric Co Ltd Interruption answer system
US4159518A (en) * 1977-07-05 1979-06-26 International Business Machines Corporation Auto-selection priority circuits for plural channel adapters
DE2828685A1 (de) * 1978-06-30 1980-01-10 Festo Maschf Stoll G Vorrichtung zur prioritaetsermittlung von unterbrechungssignalen in steuersystemen mit daten-transfer-leitungen
US4453211A (en) * 1981-04-28 1984-06-05 Formation, Inc. System bus for an emulated multichannel system
WO1983001851A1 (en) * 1981-11-23 1983-05-26 Burroughs Corp Peripheral unit adapted to monitor input/output interface
US4543629A (en) * 1982-04-29 1985-09-24 Honeywell Information Systems Inc. Apparatus for maximizing bus utilization
US4564899A (en) * 1982-09-28 1986-01-14 Elxsi I/O Channel bus
EP0112912A4 (en) * 1982-06-30 1987-04-28 Elxsi INPUT / OUTPUT CHANNEL BUS.
JPS60126945A (ja) * 1983-12-14 1985-07-06 Hitachi Ltd ポ−リング方式
US5130983A (en) * 1990-03-27 1992-07-14 Heffner Iii Horace W Method of polling to determine service needs and the like
US5144230A (en) * 1990-11-26 1992-09-01 The Boeing Company Method and system for testing integrated circuits by cycle stealing
US5471618A (en) * 1992-11-30 1995-11-28 3Com Corporation System for classifying input/output events for processes servicing the events
US5414858A (en) * 1992-12-11 1995-05-09 International Business Machines Corporation System and method for dynamically varying between interrupt and polling to service requests of computer peripherals
FR2715509B1 (fr) * 1994-01-27 1996-02-16 Accumulateurs Fixes Générateur électrochimique secondaire à électrolyte aqueux sans maintenance.
US5884556A (en) * 1997-09-30 1999-03-23 Koncept Kreations, Ltd. Trash handling device
US9055687B2 (en) * 2010-08-20 2015-06-09 Rockwell Automation Technologies, Inc. Input/output circuits and devices having physically corresponding status indicators

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3680054A (en) * 1970-07-06 1972-07-25 Ibm Input/output channel
US3828325A (en) * 1973-02-05 1974-08-06 Honeywell Inf Systems Universal interface system using a controller to adapt to any connecting peripheral device
JPS5749932B2 (enExample) * 1974-06-06 1982-10-25
JPS50156848A (enExample) * 1974-06-06 1975-12-18
JPS518292A (en) * 1974-07-13 1976-01-23 Oriental Yeast Co Ltd Adenoshin jifuosufueetono seiseiho
JPS5177144A (ja) * 1974-12-27 1976-07-03 Sanyo Electric Co Nyushutsuryokusochinodeetatensoseigyohoshiki

Also Published As

Publication number Publication date
AU2474477A (en) 1978-11-09
GB1557117A (en) 1979-12-05
DE2719278B2 (de) 1980-11-20
DE2719278A1 (de) 1977-11-17
JPS53941A (en) 1978-01-07
NL7704654A (nl) 1977-11-01
SE431373B (sv) 1984-01-30
BR7702817A (pt) 1978-02-28
SE7704959L (sv) 1977-10-31
ES458222A1 (es) 1978-02-01
CH620778A5 (enExample) 1980-12-15
JPS6030983B2 (ja) 1985-07-19
JPS6035697B2 (ja) 1985-08-16
JPS534439A (en) 1978-01-17
DE2719278C3 (de) 1981-08-13
AU510240B2 (en) 1980-06-19
US4038641A (en) 1977-07-26

Similar Documents

Publication Publication Date Title
US4038642A (en) Input/output interface logic for concurrent operations
US4053950A (en) Residual status reporting during chained cycle steal input/output operations
CA1103326A (en) Common polling logic for input/output interrupt or cycle steal data transfer requests
US4067059A (en) Shared direct memory access controller
KR940001273B1 (ko) 버스사이클을 제어하는 방법 및 마이크로컴퓨터
US4034349A (en) Apparatus for processing interrupts in microprocessing systems
US4349873A (en) Microprocessor interrupt processing
US3996564A (en) Input/output port control
CA1182927A (en) Memory management arrangement for microprocessor systems
CA2123447C (en) Scalable system interrupt structure for a multiprocessing system
GB1589180A (en) Data processing apparatus
EP0458304B1 (en) Direct memory access transfer controller and use
EP0382470A2 (en) Computer with improved keyboard password functions
US5185864A (en) Interrupt handling for a computing system with logical devices and interrupt reset
JPH0435782B2 (enExample)
US4218739A (en) Data processing interrupt apparatus having selective suppression control
JPS6155743A (ja) エラ−検出、分離および回復装置
US5138709A (en) Spurious interrupt monitor
EP0010187B1 (en) Input/output-system for a data processing system
US4381540A (en) Asynchronous channel error mechanism
US5293384A (en) Microprocessor bus interface protocol analyzer
CA1145001A (en) Data processing system having centralized bus priority resolution
GB1595471A (en) Computer system
US4225917A (en) Error driven interrupt for polled MPU systems
CA1143853A (en) Busy indicating arrangement for bus in a data processing system

Legal Events

Date Code Title Description
MKEX Expiry