CA1102012A - Semiconducteur, plus precisement circuit integre monobloc, et methode de fabrication connexe - Google Patents

Semiconducteur, plus precisement circuit integre monobloc, et methode de fabrication connexe

Info

Publication number
CA1102012A
CA1102012A CA117,581A CA117581A CA1102012A CA 1102012 A CA1102012 A CA 1102012A CA 117581 A CA117581 A CA 117581A CA 1102012 A CA1102012 A CA 1102012A
Authority
CA
Canada
Prior art keywords
layer
epitaxial
semiconductor
substrate
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA117,581A
Other languages
English (en)
Other versions
CA117581S (en
Inventor
Else Kooi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from NL7010208A external-priority patent/NL7010208A/xx
Priority claimed from NLAANVRAGE7010205,A external-priority patent/NL169936C/xx
Priority claimed from NLAANVRAGE7010204,A external-priority patent/NL170902C/xx
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Application granted granted Critical
Publication of CA1102012A publication Critical patent/CA1102012A/fr
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/61—Formation of materials, e.g. in the shape of layers or pillars of insulating materials using masks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/112—Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • H10D84/401—Combinations of FETs or IGBTs with BJTs
    • H10D84/403—Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/611—Combinations of BJTs and one or more of diodes, resistors or capacitors
    • H10D84/613—Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
    • H10D84/615—Combinations of vertical BJTs and one or more of resistors or capacitors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
    • H10W10/0121—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] in regions recessed from the surface, e.g. in trenches or grooves
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
    • H10W10/0125—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics
    • H10W10/0126—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics introducing electrical active impurities in local oxidation regions to create channel stoppers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/13—Isolation regions comprising dielectric materials formed using local oxidation of silicon [LOCOS], e.g. sealed interface localised oxidation [SILO] or side-wall mask isolation [SWAMI]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W15/00—Highly-doped buried regions of integrated devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W15/00—Highly-doped buried regions of integrated devices
    • H10W15/01—Manufacture or treatment

Landscapes

  • Element Separation (AREA)
  • Bipolar Transistors (AREA)
CA117,581A 1970-07-10 1971-07-07 Semiconducteur, plus precisement circuit integre monobloc, et methode de fabrication connexe Expired CA1102012A (fr)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
NL7010208A NL7010208A (fr) 1966-10-05 1970-07-10
NL7010205 1970-07-10
NLAANVRAGE7010205,A NL169936C (nl) 1970-07-10 1970-07-10 Halfgeleiderinrichting omvattende een halfgeleiderlichaam met een althans ten dele in het halfgeleiderlichaam verzonken oxydepatroon.
NL7010204 1970-07-10
NLAANVRAGE7010204,A NL170902C (nl) 1970-07-10 1970-07-10 Halfgeleiderinrichting, in het bijzonder monolithische geintegreerde halfgeleiderschakeling.
NL7010208 1970-07-10

Publications (1)

Publication Number Publication Date
CA1102012A true CA1102012A (fr) 1981-05-26

Family

ID=27351584

Family Applications (1)

Application Number Title Priority Date Filing Date
CA117,581A Expired CA1102012A (fr) 1970-07-10 1971-07-07 Semiconducteur, plus precisement circuit integre monobloc, et methode de fabrication connexe

Country Status (9)

Country Link
JP (1) JPS517550B1 (fr)
BE (1) BE769735A (fr)
CA (1) CA1102012A (fr)
CH (1) CH533364A (fr)
DE (1) DE2133982C2 (fr)
ES (2) ES393040A1 (fr)
GB (1) GB1353997A (fr)
HK (1) HK58576A (fr)
SE (1) SE368480B (fr)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1095413A (fr) * 1964-12-24

Also Published As

Publication number Publication date
CH533364A (de) 1973-01-31
HK58576A (en) 1976-10-01
SE368480B (fr) 1974-07-01
JPS517550B1 (fr) 1976-03-09
DE2133982C2 (de) 1984-12-13
ES393041A1 (es) 1975-05-16
ES393040A1 (es) 1974-05-16
GB1353997A (en) 1974-05-22
BE769735A (fr) 1972-01-10
DE2133982A1 (de) 1972-01-13

Similar Documents

Publication Publication Date Title
CA1068011A (fr) Methode de fabrication de dispositifs isoles par traitement anodique et oxydation selective
CA1193725A (fr) Cellule de memoire bipolaire
US3944447A (en) Method for fabrication of integrated circuit structure with full dielectric isolation utilizing selective oxidation
EP0272453A2 (fr) Technologie bipolaire/CMOS jointe utilisant une tranchée électriquement active
EP0021403B1 (fr) Circuits semiconducteurs autoalignés
EP0083816B1 (fr) Dispositif semi-conducteur comprenant une configuration d'interconnexion
EP0323856B1 (fr) Structure de substrat pour dispositif à semi-conducteur composite
EP0615286B1 (fr) Dispositif semi-conducteur comportant une région d'isolation
CA1243421A (fr) Paire de transistors bipolaires verticaux complementaires a jonctions minces
US4161745A (en) Semiconductor device having non-metallic connection zones
KR900001245B1 (ko) 반도체장치의 제조방법
CA1045724A (fr) Methode de faconnage de zones de circuit integre delimitees par un isolant dielectrique en creux
US4051506A (en) Complementary semiconductor device
EP0058124B1 (fr) Matrice de diodes Schottky en silicium polycristallin et procédé de fabrication
EP0078501B1 (fr) Dispositif semi-conducteur de type transistor et son procédé de fabrication
US4988639A (en) Method of manufacturing semiconductor devices using trench isolation method that forms highly flat buried insulation film
CA1148667A (fr) Methode de fabrication de circuits logiques integres a injection comprenant un contact de base auto-aligne
EP0078220B1 (fr) Interférences de silicium polycristallin pour transistors bipolaires en circuit flip-flop
US4691436A (en) Method for fabricating a bipolar semiconductor device by undercutting and local oxidation
US4261003A (en) Integrated circuit structures with full dielectric isolation and a novel method for fabrication thereof
JPH04363046A (ja) 半導体装置の製造方法
CA1102012A (fr) Semiconducteur, plus precisement circuit integre monobloc, et methode de fabrication connexe
EP0034341B1 (fr) Procédé de fabrication d'un dispositif semiconducteur
US4512076A (en) Semiconductor device fabrication process
US3718843A (en) Compact semiconductor device for monolithic integrated circuits

Legal Events

Date Code Title Description
MKEX Expiry