CA1083235A - Digital phase lock loop circuit - Google Patents
Digital phase lock loop circuitInfo
- Publication number
- CA1083235A CA1083235A CA290,326A CA290326A CA1083235A CA 1083235 A CA1083235 A CA 1083235A CA 290326 A CA290326 A CA 290326A CA 1083235 A CA1083235 A CA 1083235A
- Authority
- CA
- Canada
- Prior art keywords
- clock pulse
- pulse
- output
- frequency divider
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13502676A JPS5360150A (en) | 1976-11-10 | 1976-11-10 | Instantaneous leading-in system for digital phase lock loop |
| JP135026/76 | 1976-11-10 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1083235A true CA1083235A (en) | 1980-08-05 |
Family
ID=15142188
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA290,326A Expired CA1083235A (en) | 1976-11-10 | 1977-11-07 | Digital phase lock loop circuit |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4143328A (enExample) |
| JP (1) | JPS5360150A (enExample) |
| CA (1) | CA1083235A (enExample) |
| ES (1) | ES464023A1 (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4242639A (en) * | 1978-09-05 | 1980-12-30 | Ncr Corporation | Digital phase lock circuit |
| US4354164A (en) * | 1979-09-27 | 1982-10-12 | Communications Satellite Corporation | Digital phase lock loop for TIM frequency |
| IT1212796B (it) * | 1983-12-12 | 1989-11-30 | Ates Componenti Elettron | Sincronizzatore di fase di tipo digitale per segnali isofrequenziali, particolarmente per demodulatore di segnali. |
| US4689804A (en) * | 1985-08-14 | 1987-08-25 | Racal Data Communications Inc. | Method and apparatus for reduction of sinusoidal phase jitter in a high speed data modem |
| US4803680A (en) * | 1985-12-27 | 1989-02-07 | Nec Corporation | Destuffing circuit with a digital phase-locked loop |
| JPH0441634Y2 (enExample) * | 1990-06-21 | 1992-09-30 | ||
| IT1251352B (it) * | 1990-06-27 | 1995-05-08 | St Microelectronics Srl | Dispositivo automatico ad ampio spettro operativo per il cambio di frequenza nella deflessione orizzontale di monitor a multisincronismo |
| US5111150A (en) * | 1990-09-26 | 1992-05-05 | Garmin Corporation | Precision phase shift system |
| US5272729A (en) * | 1991-09-20 | 1993-12-21 | International Business Machines Corporation | Clock signal latency elimination network |
| US6609781B2 (en) | 2000-12-13 | 2003-08-26 | Lexmark International, Inc. | Printer system with encoder filtering arrangement and method for high frequency error reduction |
| US7908080B2 (en) | 2004-12-31 | 2011-03-15 | Google Inc. | Transportation routing |
| US8461933B2 (en) * | 2010-10-26 | 2013-06-11 | Mediatek Inc. | Device and method for frequency calibration and phase-locked loop using the same |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3781695A (en) * | 1972-05-04 | 1973-12-25 | Westinghouse Electric Corp | Digital phase-locked-loop |
| JPS4999260A (enExample) * | 1973-01-26 | 1974-09-19 | ||
| US3872397A (en) * | 1973-11-07 | 1975-03-18 | King Radio Corp | Method and apparatus for decreasing channel spacing in digital frequency synthesizers |
| US3988696A (en) * | 1975-11-28 | 1976-10-26 | The Bendix Corporation | Phase lock detector for digital frequency synthesizer |
| US4001713A (en) * | 1976-01-15 | 1977-01-04 | Gte Sylvania Incorporated | Phase lock loop circuit |
-
1976
- 1976-11-10 JP JP13502676A patent/JPS5360150A/ja active Granted
-
1977
- 1977-11-07 CA CA290,326A patent/CA1083235A/en not_active Expired
- 1977-11-08 US US05/849,706 patent/US4143328A/en not_active Expired - Lifetime
- 1977-11-10 ES ES464023A patent/ES464023A1/es not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5745496B2 (enExample) | 1982-09-28 |
| US4143328A (en) | 1979-03-06 |
| ES464023A1 (es) | 1978-07-16 |
| JPS5360150A (en) | 1978-05-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA1083235A (en) | Digital phase lock loop circuit | |
| US5159279A (en) | Apparatus and method for detecting out-of-lock condition in a phase lock loop | |
| EP0375770A1 (en) | QUICK LOCKING PHASE CONTROL CIRCUIT BY FREQUENCY EVALUATION. | |
| GB2363009A (en) | Digital phase locked loop having a plurality of multi-stage delay lines | |
| GB1526711A (en) | Clock regenerator circuit arrangement | |
| EP0007209B1 (en) | Demodulator arrangement for diphase digitally modulated signals | |
| US5117135A (en) | Frequency and phase detection circuit in NRZ bit synchronous system | |
| US5430772A (en) | Bit synchronizer for NRZ data | |
| HK19591A (en) | Timing recovery circuit for manchester coded data | |
| US4466110A (en) | Artificial sync signal adding circuit | |
| US5459765A (en) | Phase comparator for biphase coded signal including preamble with code violation | |
| US6298104B1 (en) | Clock recovery circuit | |
| JPS5923496B2 (ja) | タイミング抽出方式 | |
| KR950007435B1 (ko) | 클럭 복원 회로 | |
| US5235290A (en) | Method and apparatus for smoothing out phase fluctuations in a monitored signal | |
| JP3175217B2 (ja) | デジタルpll回路 | |
| JP3204175B2 (ja) | クロック位相同期回路 | |
| JPH0254622A (ja) | タイミング再生回路 | |
| JP2535635B2 (ja) | 位相同期回路 | |
| JP2763709B2 (ja) | ビット・ダイビット変換回路 | |
| JP2748746B2 (ja) | 位相同期発振器 | |
| JPS6347389B2 (enExample) | ||
| JPH07326963A (ja) | デジタルpll回路 | |
| KR0123182Y1 (ko) | 위상동기 루프회로의 동기시간 최소화장치 | |
| JPS60251741A (ja) | 識別回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |