CA1076706A - Current mode carry-save adder - Google Patents

Current mode carry-save adder

Info

Publication number
CA1076706A
CA1076706A CA262,411A CA262411A CA1076706A CA 1076706 A CA1076706 A CA 1076706A CA 262411 A CA262411 A CA 262411A CA 1076706 A CA1076706 A CA 1076706A
Authority
CA
Canada
Prior art keywords
signal
level
carry
current mode
gates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA262,411A
Other languages
English (en)
French (fr)
Inventor
Homer W. Miller
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Inc filed Critical Honeywell Information Systems Inc
Application granted granted Critical
Publication of CA1076706A publication Critical patent/CA1076706A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/502—Half adders; Full adders consisting of two cascaded half adders
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/48—Indexing scheme relating to groups G06F7/48 - G06F7/575
    • G06F2207/4802—Special implementations
    • G06F2207/4806—Cascode or current mode logic

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Analogue/Digital Conversion (AREA)
CA262,411A 1975-10-01 1976-09-30 Current mode carry-save adder Expired CA1076706A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US61870975A 1975-10-01 1975-10-01

Publications (1)

Publication Number Publication Date
CA1076706A true CA1076706A (en) 1980-04-29

Family

ID=24478821

Family Applications (1)

Application Number Title Priority Date Filing Date
CA262,411A Expired CA1076706A (en) 1975-10-01 1976-09-30 Current mode carry-save adder

Country Status (7)

Country Link
JP (1) JPS5926056B2 (enExample)
AU (1) AU1821276A (enExample)
BE (1) BE846854A (enExample)
CA (1) CA1076706A (enExample)
DE (1) DE2643609A1 (enExample)
FR (1) FR2326739A1 (enExample)
GB (1) GB1521790A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4215418A (en) * 1978-06-30 1980-07-29 Trw Inc. Integrated digital multiplier circuit using current mode logic

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3519810A (en) * 1967-02-14 1970-07-07 Motorola Inc Logic element (full adder) using transistor tree-like configuration
US3978329A (en) * 1975-09-12 1976-08-31 Bell Telephone Laboratories, Incorporated One-bit full adder

Also Published As

Publication number Publication date
DE2643609C2 (enExample) 1988-09-22
GB1521790A (en) 1978-08-16
JPS5244127A (en) 1977-04-06
BE846854A (fr) 1977-01-31
DE2643609A1 (de) 1977-04-14
FR2326739A1 (fr) 1977-04-29
JPS5926056B2 (ja) 1984-06-23
AU1821276A (en) 1978-04-06

Similar Documents

Publication Publication Date Title
US3519810A (en) Logic element (full adder) using transistor tree-like configuration
US4041326A (en) High speed complementary output exclusive OR/NOR circuit
CA1246234A (en) Circuitry for complementing binary numbers
US2964653A (en) Diode-transistor switching circuits
US3660678A (en) Basic ternary logic circuits
GB2128781A (en) Digital adder circuit
US3602705A (en) Binary full adder circuit
US3766371A (en) Binary full adder-subtractors
US3539824A (en) Current-mode data selector
US3914628A (en) T-T-L driver circuitry
US3113206A (en) Binary adder
US3958112A (en) Current mode binary/bcd arithmetic array
US3351782A (en) Multiple emitter transistorized logic circuitry
US3717755A (en) Parallel adder using a carry propagation bus
CA1076706A (en) Current mode carry-save adder
US2870348A (en) System for selectively energizing one of three circuits responsive to variation of two conditions
US3016466A (en) Logical circuit
US3535546A (en) Current mode logic
US3590230A (en) Full adder employing exclusive-nor circuitry
US3430071A (en) Logic circuit
US3040192A (en) Logic, exclusive-or, and shift register circuits utilizing directly connected cascade transistors in "tree" configuration
US4739503A (en) Carry/borrow propagate adder/subtractor
US3416003A (en) Non-saturating emitter-coupled multi-level rtl-circuit logic circuit
US3309531A (en) Transistorized exclusive or logic circuit
US3440412A (en) Transistor logic circuits employed in a high speed adder

Legal Events

Date Code Title Description
MKEX Expiry