BR9505209A - Ponte entre barramentos em um sistema de computador que tem uma pluralidade de barramentos com diferentes capacidades de enderçamento de memória e sistema que a utiliza - Google Patents

Ponte entre barramentos em um sistema de computador que tem uma pluralidade de barramentos com diferentes capacidades de enderçamento de memória e sistema que a utiliza

Info

Publication number
BR9505209A
BR9505209A BR9505209A BR9505209A BR9505209A BR 9505209 A BR9505209 A BR 9505209A BR 9505209 A BR9505209 A BR 9505209A BR 9505209 A BR9505209 A BR 9505209A BR 9505209 A BR9505209 A BR 9505209A
Authority
BR
Brazil
Prior art keywords
buses
bridge
different memory
memory addressing
computer system
Prior art date
Application number
BR9505209A
Other languages
English (en)
Inventor
Patrick Maurice Bland
Daniel R Cronin
Richard G Hofmann
Dennis Moeller
Lance M Venarchick
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR9505209A publication Critical patent/BR9505209A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/404—Coupling between buses using bus bridges with address mapping
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Memory System (AREA)
BR9505209A 1994-11-30 1995-11-17 Ponte entre barramentos em um sistema de computador que tem uma pluralidade de barramentos com diferentes capacidades de enderçamento de memória e sistema que a utiliza BR9505209A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US35119194A 1994-11-30 1994-11-30

Publications (1)

Publication Number Publication Date
BR9505209A true BR9505209A (pt) 1997-09-16

Family

ID=23379952

Family Applications (1)

Application Number Title Priority Date Filing Date
BR9505209A BR9505209A (pt) 1994-11-30 1995-11-17 Ponte entre barramentos em um sistema de computador que tem uma pluralidade de barramentos com diferentes capacidades de enderçamento de memória e sistema que a utiliza

Country Status (8)

Country Link
EP (1) EP0795159A1 (pt)
JP (1) JPH08235105A (pt)
KR (1) KR960018940A (pt)
CN (1) CN1151050A (pt)
BR (1) BR9505209A (pt)
CA (1) CA2160499A1 (pt)
PL (1) PL320022A1 (pt)
WO (1) WO1996017304A1 (pt)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH103447A (ja) * 1996-06-18 1998-01-06 Matsushita Electric Ind Co Ltd バスブリッジ装置
US5857080A (en) * 1996-09-10 1999-01-05 Lsi Logic Corporation Apparatus and method for address translation in bus bridge devices
US6163818A (en) * 1998-08-27 2000-12-19 Xerox Corporation Streaming memory controller for a PCI bus
US6457077B1 (en) * 1999-06-10 2002-09-24 International Business Machines Corporation System for executing a current information transfer request even when current information transfer request exceeds current available capacity of a transit buffer
WO2004027630A1 (en) * 2002-09-23 2004-04-01 Telefonaktiebolaget Lm Ericsson (Publ). Computer system and method for accessing external peripheral devices in a computer system
CN102331978A (zh) * 2011-07-07 2012-01-25 曙光信息产业股份有限公司 一种龙芯刀片大内存地址设备dma控制器访问的实现方法
US8817810B2 (en) * 2012-06-27 2014-08-26 Nxp B.V. Communications apparatus, system and method with error mitigation
US10284247B2 (en) 2013-06-10 2019-05-07 Nxp B.V. System and method for bit processing in a central network component

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4878166A (en) * 1987-12-15 1989-10-31 Advanced Micro Devices, Inc. Direct memory access apparatus and methods for transferring data between buses having different performance characteristics
US5214767A (en) * 1989-02-07 1993-05-25 Compaq Computer Corp. Full address and odd boundary direct memory access controller which determines address size by counting the input address bytes
DE69020212T2 (de) * 1989-04-07 1996-04-04 Tektronix Inc Bus-zu-Bus Schnittstellensystem mit Konvertierung der Verriegelung.

Also Published As

Publication number Publication date
CN1151050A (zh) 1997-06-04
JPH08235105A (ja) 1996-09-13
WO1996017304A1 (en) 1996-06-06
KR960018940A (ko) 1996-06-17
PL320022A1 (en) 1997-09-01
EP0795159A1 (en) 1997-09-17
CA2160499A1 (en) 1996-05-31

Similar Documents

Publication Publication Date Title
DE69724354D1 (de) Ein Mehrprozessorrechnersystem mit lokalen und globalen Adressräumen und mehreren Zugriffsmoden
FI953204A0 (fi) Datamuistin jakaminen moniprosessorijärjestelmissä
GB2285524B (en) Data memory and processor bus
BR9402106A (pt) Sistema de manipulação de informações e métodos de inicialização de múltiplos barramentos periféricos e de pontes de barramento a barramento
DE69521741D1 (de) Direktzugriffspeicher und System für Rasterpuffer
NO975418D0 (no) Kryptografisk tilgangs- og merkingssystem
DE69708933D1 (de) Adressenuebersetzung in rechnerbusbrueckegeraeten
BR9507756A (pt) Sistema e processo de proteç o de memória
EP1021768A4 (en) SYSTEM AND CORRESPONDING METHOD FOR CONSERVING CONSISTENCY BETWEEN MEMORIES IN A COMPUTER SYSTEM WITH MULTIPLE BUS SYSTEM
DE69527932D1 (de) Co-prozessorsystem und externer zusatzspeicher mit arithmetikfunktion
DE69914007D1 (de) Anzeige des Druckerstatuses in einem Informationsverarbeitungssystem
DE69712839D1 (de) Tcas computer und anzeige
DE69315382D1 (de) Rechnersystem und Systemerweiterungseinheit
BR9802443A (pt) Sistema e método para alterar os mapeamentos de partições e drives lógicos em uma memória de computador
DE69523395D1 (de) Datenprozessor mit gesteuertem Stoss-Speicherzugriff und Vorrichtung dafür
DE59602959D1 (de) An datenbus betreibbarer stapelbarer datenträger
BR9815020A (pt) Minicomando
KR950700584A (ko) 프레임버퍼메모리 아르비트레이션을 갖는 개선된 vga 콘트롤러와 그 방법
BR9505209A (pt) Ponte entre barramentos em um sistema de computador que tem uma pluralidade de barramentos com diferentes capacidades de enderçamento de memória e sistema que a utiliza
DE59409273D1 (de) Datenbussystem
DE69530895D1 (de) Befehlsvorausladungsschaltung und Cachespeicher
EP0579418A3 (en) Information processing system allowing to maintain the coherence of the data between the memory and the main memory.
GB2284691B (en) Control computer systems including an address bus and peripheral units
BR9507761A (pt) Sistema de freio de veiculo com um servo-freio de regulagem eletrônica e sistema servo-freio
DE69513599D1 (de) Redundanter Adressenspeicher und Testverfahren dafür

Legal Events

Date Code Title Description
FB36 Technical and formal requirements: requirement - article 36 of industrial property law
FA8 Dismissal: dismissal - article 36, par. 1 of industrial property law