BR8605598A - Sistema de controle de acesso a memoria principal para um sistema de funcao de computacao virtual - Google Patents

Sistema de controle de acesso a memoria principal para um sistema de funcao de computacao virtual

Info

Publication number
BR8605598A
BR8605598A BR8605598A BR8605598A BR8605598A BR 8605598 A BR8605598 A BR 8605598A BR 8605598 A BR8605598 A BR 8605598A BR 8605598 A BR8605598 A BR 8605598A BR 8605598 A BR8605598 A BR 8605598A
Authority
BR
Brazil
Prior art keywords
access
main memory
virtual computer
computer function
control system
Prior art date
Application number
BR8605598A
Other languages
English (en)
Inventor
Toshio Matsumoto
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP60254029A external-priority patent/JPS62114046A/ja
Priority claimed from JP60254027A external-priority patent/JPS62114045A/ja
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of BR8605598A publication Critical patent/BR8605598A/pt

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10Address translation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • G06F12/1458Protection against unauthorised use of memory or access to memory by checking the subject access rights
    • G06F12/1466Key-lock mechanism
    • G06F12/1475Key-lock mechanism in a virtual system, e.g. with translation means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Storage Device Security (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
BR8605598A 1985-11-13 1986-11-12 Sistema de controle de acesso a memoria principal para um sistema de funcao de computacao virtual BR8605598A (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP60254029A JPS62114046A (ja) 1985-11-13 1985-11-13 アクセス制御方式
JP60254027A JPS62114045A (ja) 1985-11-13 1985-11-13 アドレスモ−ド制御方式

Publications (1)

Publication Number Publication Date
BR8605598A true BR8605598A (pt) 1987-08-18

Family

ID=26541505

Family Applications (1)

Application Number Title Priority Date Filing Date
BR8605598A BR8605598A (pt) 1985-11-13 1986-11-12 Sistema de controle de acesso a memoria principal para um sistema de funcao de computacao virtual

Country Status (7)

Country Link
US (1) US4782443A (pt)
EP (1) EP0223551B1 (pt)
KR (1) KR910001447B1 (pt)
AU (1) AU571377B2 (pt)
BR (1) BR8605598A (pt)
CA (1) CA1280829C (pt)
DE (1) DE3688177T2 (pt)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0264215A3 (en) * 1986-10-14 1991-10-23 Amdahl Corporation Fast entry to emulation
US4785392A (en) * 1986-10-14 1988-11-15 Amdahl Corporation Addressing multiple storage spaces
US4774652A (en) * 1987-02-18 1988-09-27 Apple Computer, Inc. Memory mapping unit for decoding address signals
JP2523653B2 (ja) * 1987-07-08 1996-08-14 株式会社日立製作所 仮想計算機システム
JP2615103B2 (ja) * 1987-12-11 1997-05-28 株式会社日立製作所 仮想計算機システム
US5201052A (en) * 1989-02-10 1993-04-06 Fujitsu Limited System for transferring first and second ring information from program status word register and store buffer
JPH03233630A (ja) * 1990-02-08 1991-10-17 Nec Corp 情報処理装置
US5522075A (en) * 1991-06-28 1996-05-28 Digital Equipment Corporation Protection ring extension for computers having distinct virtual machine monitor and virtual machine address spaces
EP0543032A1 (en) * 1991-11-16 1993-05-26 International Business Machines Corporation Expanded memory addressing scheme
JP3451595B2 (ja) * 1995-06-07 2003-09-29 インターナショナル・ビジネス・マシーンズ・コーポレーション 二つの別個の命令セット・アーキテクチャへの拡張をサポートすることができるアーキテクチャ・モード制御を備えたマイクロプロセッサ
US6163836A (en) 1997-08-01 2000-12-19 Micron Technology, Inc. Processor with programmable addressing modes
US6807620B1 (en) * 2000-02-11 2004-10-19 Sony Computer Entertainment Inc. Game system with graphics processor
US7149878B1 (en) 2000-10-30 2006-12-12 Mips Technologies, Inc. Changing instruction set architecture mode by comparison of current instruction execution address with boundary address register values
US7516334B2 (en) * 2001-03-22 2009-04-07 Sony Computer Entertainment Inc. Power management for processing modules
US7093104B2 (en) * 2001-03-22 2006-08-15 Sony Computer Entertainment Inc. Processing modules for computer architecture for broadband networks
US6809734B2 (en) 2001-03-22 2004-10-26 Sony Computer Entertainment Inc. Resource dedication system and method for a computer architecture for broadband networks
US7231500B2 (en) * 2001-03-22 2007-06-12 Sony Computer Entertainment Inc. External data interface in a computer architecture for broadband networks
US6526491B2 (en) 2001-03-22 2003-02-25 Sony Corporation Entertainment Inc. Memory protection system and method for computer architecture for broadband networks
US6826662B2 (en) 2001-03-22 2004-11-30 Sony Computer Entertainment Inc. System and method for data synchronization for a computer architecture for broadband networks
US7233998B2 (en) * 2001-03-22 2007-06-19 Sony Computer Entertainment Inc. Computer architecture and software cells for broadband networks
US7107439B2 (en) * 2001-08-10 2006-09-12 Mips Technologies, Inc. System and method of controlling software decompression through exceptions
US7707389B2 (en) * 2003-10-31 2010-04-27 Mips Technologies, Inc. Multi-ISA instruction fetch unit for a processor, and applications thereof
US8224639B2 (en) 2004-03-29 2012-07-17 Sony Computer Entertainment Inc. Methods and apparatus for achieving thermal management using processing task scheduling

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4118773A (en) * 1977-04-01 1978-10-03 Honeywell Information Systems Inc. Microprogram memory bank addressing system
AU529207B2 (en) * 1979-07-25 1983-05-26 Fujitsu Limited Data processing system utilizing hierarchical memory
JPS6017130B2 (ja) * 1980-06-06 1985-05-01 日本電気株式会社 アドレス制御装置
US4521846A (en) * 1981-02-20 1985-06-04 International Business Machines Corporation Mechanism for accessing multiple virtual address spaces
JPS5960652A (ja) * 1982-09-30 1984-04-06 Fujitsu Ltd デ−タ処理装置

Also Published As

Publication number Publication date
DE3688177D1 (de) 1993-05-06
DE3688177T2 (de) 1993-07-08
CA1280829C (en) 1991-02-26
EP0223551B1 (en) 1993-03-31
EP0223551A2 (en) 1987-05-27
AU6487886A (en) 1987-06-25
US4782443A (en) 1988-11-01
KR910001447B1 (ko) 1991-03-07
AU571377B2 (en) 1988-04-14
KR870005301A (ko) 1987-06-08
EP0223551A3 (en) 1989-12-06

Similar Documents

Publication Publication Date Title
BR8605598A (pt) Sistema de controle de acesso a memoria principal para um sistema de funcao de computacao virtual
BR8500788A (pt) Sistema para controle de desvio em operacao de canalizacao de um computador
BR8502966A (pt) Sistema de controle de acesso de memoria
BR8606308A (pt) Metodo para controlar os acessos de e/s em um sistema de processamento de dados de tarefas multiplas do tipo de memoria virtual de maquina virtual
BR7702569A (pt) Sistema de controle para acesso a uma memoria
MX154471A (es) Mejoras a unidad de memoria provisional para sistemas de computo
BR8707421A (pt) Sistema para controlar o acesso a uma memoria de informacoes
GB8604787D0 (en) Multiprocessor computer system
BR7801217A (pt) Controle de armazenamento com prioridade flutuante para processador em um sistema multi-processador
GB8526597D0 (en) Computer memory management system
IT1199768B (it) Disposizione di controllo d'accesso a processori in un sistema a multiprocessori
BR8504628A (pt) Sistema de controle para um aparelho ministrador
BR8601026A (pt) Aparelho de gerenciamento de dados para sistema automatico de controle de voo
BR8604561A (pt) Procedimento para fazer entrar um computador de controle de elevador as informacoes especificas de instalacao de um elevador
BR8503112A (pt) Sistema para controlar a transferencia de comandos entre processadores de um sistema multiprocessador
MX160380A (es) Mejoras en sistema de control para una pluralidad de computadoras
BR8503021A (pt) Circuito de controle de sinalizador em um aparelho de controle de acesso de memoria em um sistema computador digital
NO171239C (no) Databehandlingssystem
BR8605264A (pt) Sistema de controle de memoria intermediaria
GB2181281B (en) Device for controlling access to computer peripherals
BR8601389A (pt) Sistema de controle de memoria intermediaria
BR8303432A (pt) Sistema de controle de temporizacao em processador de dados
HK48995A (en) Optional system for protecting access to a computer
DK120185D0 (da) Substituerede isochroman- og oxepinforbindelser, deres syreadditionssalte, laegemidler indeholdende disse forbindelser og fremgangsmaader til deres fremstilling
ES288262Y (es) Torniquete de control de acceso a un lugar determinado