BR112022025548A2 - Técnicas de circuito para robustez de descarga eletrostática aperfeiçoada (esd) - Google Patents
Técnicas de circuito para robustez de descarga eletrostática aperfeiçoada (esd)Info
- Publication number
- BR112022025548A2 BR112022025548A2 BR112022025548A BR112022025548A BR112022025548A2 BR 112022025548 A2 BR112022025548 A2 BR 112022025548A2 BR 112022025548 A BR112022025548 A BR 112022025548A BR 112022025548 A BR112022025548 A BR 112022025548A BR 112022025548 A2 BR112022025548 A2 BR 112022025548A2
- Authority
- BR
- Brazil
- Prior art keywords
- esd
- robustness
- electrostatic discharge
- circuit techniques
- enhanced electrostatic
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0292—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using a specific configuration of the conducting means connecting the protective devices, e.g. ESD buses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0255—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/38—Impedance-matching networks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/394—Routing
- G06F30/3953—Routing detailed
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Networks & Wireless Communication (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
TÉCNICAS DE CIRCUITO PARA ROBUSTEZ DE DESCARGA ELETROSTÁTICA APERFEIÇOADA (ESD). Um chip inclui um pad e um acionador possuindo uma saída acoplada ao pad. O chip também inclui um ou mais diodos acoplados entre o pad e um barramento de aterramento, onde os um ou mais diodos estão em uma direção de avanço, do pad para o barramento de aterramento.
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202063046331P | 2020-06-30 | 2020-06-30 | |
US17/354,659 US20210407990A1 (en) | 2020-06-30 | 2021-06-22 | Circuit techniques for enhanced electrostatic discharge (esd) robustness |
PCT/US2021/038623 WO2022005832A1 (en) | 2020-06-30 | 2021-06-23 | Circuit techniques for enhanced electrostatic discharge (esd) robustness |
Publications (1)
Publication Number | Publication Date |
---|---|
BR112022025548A2 true BR112022025548A2 (pt) | 2023-01-31 |
Family
ID=79031485
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112022025548A BR112022025548A2 (pt) | 2020-06-30 | 2021-06-23 | Técnicas de circuito para robustez de descarga eletrostática aperfeiçoada (esd) |
Country Status (7)
Country | Link |
---|---|
US (1) | US20210407990A1 (pt) |
EP (1) | EP4173042A1 (pt) |
KR (1) | KR20230029658A (pt) |
CN (1) | CN115699312A (pt) |
BR (1) | BR112022025548A2 (pt) |
TW (1) | TW202207411A (pt) |
WO (1) | WO2022005832A1 (pt) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI823418B (zh) * | 2022-06-09 | 2023-11-21 | 世界先進積體電路股份有限公司 | 靜電放電保護電路 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6671146B1 (en) * | 1999-01-19 | 2003-12-30 | Seiko Epson Corporation | Electrostatic protection circuit and semiconductor integrated circuit using the same |
DE10342305A1 (de) * | 2003-09-12 | 2005-04-14 | Infineon Technologies Ag | ESD-Schutzvorrichtung |
DE102006023429B4 (de) * | 2006-05-18 | 2011-03-10 | Infineon Technologies Ag | ESD-Schutz-Element zur Verwendung in einem elektrischen Schaltkreis |
KR100855265B1 (ko) * | 2006-06-30 | 2008-09-01 | 주식회사 하이닉스반도체 | 정전기 방전 보호 회로 |
US8982581B2 (en) * | 2010-06-30 | 2015-03-17 | Xilinx, Inc. | Electro-static discharge protection for die of a multi-chip module |
-
2021
- 2021-06-22 US US17/354,659 patent/US20210407990A1/en not_active Abandoned
- 2021-06-23 BR BR112022025548A patent/BR112022025548A2/pt not_active Application Discontinuation
- 2021-06-23 EP EP21743338.2A patent/EP4173042A1/en not_active Withdrawn
- 2021-06-23 WO PCT/US2021/038623 patent/WO2022005832A1/en unknown
- 2021-06-23 TW TW110122998A patent/TW202207411A/zh unknown
- 2021-06-23 CN CN202180041634.XA patent/CN115699312A/zh active Pending
- 2021-06-23 KR KR1020227045187A patent/KR20230029658A/ko unknown
Also Published As
Publication number | Publication date |
---|---|
CN115699312A (zh) | 2023-02-03 |
US20210407990A1 (en) | 2021-12-30 |
KR20230029658A (ko) | 2023-03-03 |
EP4173042A1 (en) | 2023-05-03 |
WO2022005832A1 (en) | 2022-01-06 |
TW202207411A (zh) | 2022-02-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR112018004665A2 (pt) | formação de ponte de sinal de entrada/saída e virtualização em uma rede de múltiplos nós | |
CN110064132A8 (zh) | 光照射用基板 | |
ES2150408T3 (es) | Circuito integrado protegido contra descargas electrostaticas, con umbral de proteccion variable. | |
BR112022025548A2 (pt) | Técnicas de circuito para robustez de descarga eletrostática aperfeiçoada (esd) | |
EP3483932A3 (en) | Ground via clustering for crosstalk mitigation | |
BR112015025819A2 (pt) | estéreo ativo com dispositivo ou dispositivos satélites | |
BR112016026713A8 (pt) | conector de dados e alimentação e conector eletrônico macho | |
BR112018006678A2 (pt) | dispositivo de embalagem-em-embalagem (pop) compreendendo um controlador de intervalo entre embalagens de circuito integrado (ic) | |
PE20171688A1 (es) | Dispositivo de fijacion de un elemento de desgaste o proteccion en una pala de una maquina de movimiento de tierras y procedimiento de fijacion y sistema de desgaste o proteccion correspondientes | |
BRPI0408862A (pt) | bomba osmótica com dispositivo para dissipar pressão interna | |
BRPI0409181A (pt) | dispositivo luminoso que utiliza uma fonte de luz diodo, e método de emitir uma luz de formação a partir do exterior de uma aeronave | |
BR112018001783A2 (pt) | estrutura de pacote sobre pacote (pop) incluindo várias matrizes | |
TW200505047A (en) | ESD protection configuration and method for light emitting diodes | |
EP3855370A4 (en) | QUANTUM CHIP SYSTEM, QUANTUM COMPUTING PROCESSING SYSTEM AND ELECTRONIC DEVICE | |
EP4216274A3 (en) | System and method for protecting an integrated circuit (ic) device | |
BRPI0704608A (pt) | dispositivo auxiliar e processo de transmissão de dados, unidade auxiliar e disjuntor de circuito elétrico compreendendo o dito dispositivo | |
BR112021019100A2 (pt) | Método para lidar com falha de conexão de célula, dispositivo terminal e dispositivo do lado da rede. | |
BR112016024137A2 (pt) | método para aprimorar a produção no cenário multiativo de múltiplos sim com uso de apagamento de transmissão adaptativo de canais de controle e de dados | |
TW200710815A (en) | LCD source driver for improving electrostatic discharge protection function | |
BR112022010092A2 (pt) | Adsorvente de baixa emissão | |
BR112021018020A2 (pt) | Dispositivo emissor de luz para exibição e aparelho de exibição incluindo o mesmo | |
PH12020550609A1 (en) | Lighting apparatus having mount substrate for led lighting | |
AR108454A1 (es) | Una interfaz usb para recargar un dispositivo electrónico, destinado a equipar un vehículo de transporte | |
BR112019000600A2 (pt) | artigo absorvente. | |
KR20080003052A (ko) | 정전기 방전 보호 회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B11A | Dismissal acc. art.33 of ipl - examination not requested within 36 months of filing |