BR112018073898A2 - preâmbulo por-shader para processamento gráfico - Google Patents

preâmbulo por-shader para processamento gráfico

Info

Publication number
BR112018073898A2
BR112018073898A2 BR112018073898-0A BR112018073898A BR112018073898A2 BR 112018073898 A2 BR112018073898 A2 BR 112018073898A2 BR 112018073898 A BR112018073898 A BR 112018073898A BR 112018073898 A2 BR112018073898 A2 BR 112018073898A2
Authority
BR
Brazil
Prior art keywords
shader
thread groups
common
result
instruction code
Prior art date
Application number
BR112018073898-0A
Other languages
English (en)
Inventor
Chen Lin
Du Yun
evan gruber Andrew
Jiao Guofang
Yu Chun
Rigel Garcia Garcia David
Original Assignee
Qualcomm Incorporated
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Incorporated filed Critical Qualcomm Incorporated
Publication of BR112018073898A2 publication Critical patent/BR112018073898A2/pt

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00General purpose image data processing
    • G06T1/20Processor architectures; Processor configuration, e.g. pipelining
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00General purpose image data processing
    • G06T1/60Memory management
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/003D [Three Dimensional] image rendering
    • G06T15/50Lighting effects
    • G06T15/80Shading
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2200/00Indexing scheme for image data processing or generation, in general
    • G06T2200/28Indexing scheme for image data processing or generation, in general involving image processing hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Graphics (AREA)
  • Image Generation (AREA)
  • Advance Control (AREA)
  • Image Processing (AREA)
  • Complex Calculations (AREA)

Abstract

um método para processar dados em uma uni dade de processamento gráfico incluindo receber um bloco de código de instruções comuns a uma pluralidade de grupos de threads de um shader, executar o bloco de código de instruções comuns à pluralidade de grupos de threads do shader criando um resultado por um grupo de threads da pluralidade de grupos de threads, armazenar o resultado do bloco de código de instruções comuns à pluralidade de grupos de threads do shader em memória de acesso aleatório (ram) em chip acessível por cada da pluralidade de grupos de threads, e após uma determinação de que a armazenagem do resultado do bloco de código de instruções comuns à pluralidade de grupos de threads do shader foi concluída, retornar o resultado do bloco de códigos de instruções comuns à pluralidade de grupos de threads do shader a partir da ram em-chip.
BR112018073898-0A 2016-05-23 2017-04-10 preâmbulo por-shader para processamento gráfico BR112018073898A2 (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/162,272 2016-05-23
US15/162,272 US9799089B1 (en) 2016-05-23 2016-05-23 Per-shader preamble for graphics processing
PCT/US2017/026835 WO2017204909A1 (en) 2016-05-23 2017-04-10 Per-shader preamble for graphics processing

Publications (1)

Publication Number Publication Date
BR112018073898A2 true BR112018073898A2 (pt) 2019-02-26

Family

ID=58664778

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112018073898-0A BR112018073898A2 (pt) 2016-05-23 2017-04-10 preâmbulo por-shader para processamento gráfico

Country Status (9)

Country Link
US (1) US9799089B1 (pt)
EP (1) EP3465606A1 (pt)
JP (2) JP6911055B2 (pt)
KR (1) KR101973924B1 (pt)
CN (1) CN109074625B (pt)
BR (1) BR112018073898A2 (pt)
HK (1) HK1258710A1 (pt)
SG (1) SG11201808972SA (pt)
WO (1) WO2017204909A1 (pt)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10186069B2 (en) * 2017-02-15 2019-01-22 Arm Limited Methods and systems for grouping and executing initial pilot shader programs
KR102683415B1 (ko) * 2018-12-31 2024-07-10 삼성전자주식회사 런타임 수행특성을 도출하는 그래픽스 프로세싱 유닛 및 이의 동작방법
GB2579112B (en) * 2019-05-31 2021-04-21 Imagination Tech Ltd Graphics processing units and methods using render progression checks
US10891708B1 (en) 2019-11-25 2021-01-12 Arm Limited Shader program execution in graphics processing
US12111789B2 (en) * 2020-04-22 2024-10-08 Micron Technology, Inc. Distributed graphics processor unit architecture
US12033275B2 (en) 2021-09-29 2024-07-09 Advanced Micro Devices, Inc. System and methods for efficient execution of a collaborative task in a shader system
US11966726B2 (en) * 2022-02-25 2024-04-23 International Business Machines Corporation Operating system (OS) scheduler and compiler for code generation optimization in a (simultaneous multi-threading) SMT enabled CPU

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6885374B2 (en) 2001-06-29 2005-04-26 Intel Corporation Apparatus, method and system with a graphics-rendering engine having a time allocator
JP4202033B2 (ja) * 2001-09-05 2008-12-24 三菱電機株式会社 並列画像処理装置および並列画像処理方法
JP4335516B2 (ja) * 2001-12-04 2009-09-30 パナソニック株式会社 複数のプロセッサを用いた動画像符号化装置およびその方法
US7394464B2 (en) 2005-01-28 2008-07-01 Microsoft Corporation Preshaders: optimization of GPU programs
US8154554B1 (en) * 2006-07-28 2012-04-10 Nvidia Corporation Unified assembly instruction set for graphics processing
US8325177B2 (en) 2008-12-29 2012-12-04 Microsoft Corporation Leveraging graphics processors to optimize rendering 2-D objects
US9256915B2 (en) * 2012-01-27 2016-02-09 Qualcomm Incorporated Graphics processing unit buffer management
US9019289B2 (en) * 2012-03-07 2015-04-28 Qualcomm Incorporated Execution of graphics and non-graphics applications on a graphics processing unit
US10002021B2 (en) 2012-07-20 2018-06-19 Qualcomm Incorporated Deferred preemption techniques for scheduling graphics processing unit command streams
US9123167B2 (en) 2012-09-29 2015-09-01 Intel Corporation Shader serialization and instance unrolling
US9189881B2 (en) 2013-05-30 2015-11-17 Arm Limited Graphics processing
US10134102B2 (en) 2013-06-10 2018-11-20 Sony Interactive Entertainment Inc. Graphics processing hardware for using compute shaders as front end for vertex shaders
US10114755B2 (en) 2013-06-14 2018-10-30 Nvidia Corporation System, method, and computer program product for warming a cache for a task launch
US9754342B2 (en) 2014-05-30 2017-09-05 Intel Corporation Method and apparatus for parallel pixel shading
GB2527822B (en) * 2014-07-03 2020-10-07 Advanced Risc Mach Ltd Graphics processing
US9665370B2 (en) * 2014-08-19 2017-05-30 Qualcomm Incorporated Skipping of data storage

Also Published As

Publication number Publication date
EP3465606A1 (en) 2019-04-10
KR101973924B1 (ko) 2019-04-29
CN109074625B (zh) 2020-04-24
CN109074625A (zh) 2018-12-21
HK1258710A1 (zh) 2019-11-15
JP2020024716A (ja) 2020-02-13
JP6848028B2 (ja) 2021-03-24
KR20180128075A (ko) 2018-11-30
US9799089B1 (en) 2017-10-24
SG11201808972SA (en) 2018-12-28
JP6911055B2 (ja) 2021-07-28
WO2017204909A1 (en) 2017-11-30
JP2019517078A (ja) 2019-06-20

Similar Documents

Publication Publication Date Title
BR112018073898A2 (pt) preâmbulo por-shader para processamento gráfico
BR112018072407A2 (pt) estrutura de dados comum em máquina de aprendizagem.
CL2017003263A1 (es) Arquitectura basada en bloques con ejecución paralela de bloques sucesivos.
BR112018016913A2 (pt) predicados uniformes em shaders para unidades de processamento gráfico
BR112018004933A2 (pt) agendamento eficaz de tarefas multiversionadas
CL2017002847A1 (es) Sistema y método para extraer y compartir datos de usuario relacionados con la aplicación.
BR112016021172A2 (pt) Método para armazenar dados por dispositivo de armazenamento e dispositivo de armazenamento
BR112017016219A2 (pt) rastreamento de fluxo de dados através de monitoramento de memória
WO2015050588A3 (en) Method and system for combining multiple applications into a single binary file while maintaining per process sandboxing
PH12015500594A1 (en) Methods for card processing for card decks
EP3614266A3 (en) Recoverable stream processing
PH12018500973A1 (en) System and method for automated address verification
BR112017011910A2 (pt) método para acessar dados em uma memória em um endereço não alinhado
MX2016012531A (es) Area de control para gestionar multiples subprocesos en una computadora.
BR112018069707A2 (pt) randomização de layout de espaço de endereços de variação no tempo
BR112017028203A2 (pt) aparelho, método e sistema de avaliação de uma formação subterrânea.
GB2565940A (en) Method and apparatus for scheduling in a non-uniform compute device
RU2015151125A (ru) Процессоры, способы и системы для осуществления доступа к набору регистров либо как к множеству малых регистров, либо как к объединенному большому регистру
BR112017004299A2 (pt) dispositivo e método de processamento de informação, e, programa.
GB2554508A (en) Workload-adaptive data packing algorithm
MX2016012271A (es) Dispositivo para realizar una loteria.
AR113157A1 (es) Sistema y método para la optimización de la protección de los cultivos
SG10201801669XA (en) Secure just-in-time (jit) code generation
BR112017010005A2 (pt) aparelho e método para considerar localidade espacial no carregamento de elementos de dados para execução
TR201910315T4 (tr) Güvenli ürün tanımlaması ve doğrulaması için gelişmiş gizleme veya rastgele seçim.

Legal Events

Date Code Title Description
B350 Update of information on the portal [chapter 15.35 patent gazette]
B06W Patent application suspended after preliminary examination (for patents with searches from other patent authorities) chapter 6.23 patent gazette]
B07A Application suspended after technical examination (opinion) [chapter 7.1 patent gazette]
B09B Patent application refused [chapter 9.2 patent gazette]
B12B Appeal against refusal [chapter 12.2 patent gazette]