BR0206992A - Ligação de microprocessador para computador e processo para a organização do acesso a dados arquivados em uma memória - Google Patents

Ligação de microprocessador para computador e processo para a organização do acesso a dados arquivados em uma memória

Info

Publication number
BR0206992A
BR0206992A BR0206992-0A BR0206992A BR0206992A BR 0206992 A BR0206992 A BR 0206992A BR 0206992 A BR0206992 A BR 0206992A BR 0206992 A BR0206992 A BR 0206992A
Authority
BR
Brazil
Prior art keywords
memory
memory area
identifier
assigned
storing
Prior art date
Application number
BR0206992-0A
Other languages
English (en)
Inventor
Franz-Josef Bruecklmayr
Hans Friedinger
Holger Sedlak
Christian May
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Publication of BR0206992A publication Critical patent/BR0206992A/pt

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • G06F12/1458Protection against unauthorised use of memory or access to memory by checking the subject access rights
    • G06F12/1483Protection against unauthorised use of memory or access to memory by checking the subject access rights using an access-table, e.g. matrix or list
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • G06F12/1416Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/1425Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
    • G06F12/1441Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a range

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Mathematical Physics (AREA)
  • Storage Device Security (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Communication Control (AREA)

Abstract

"LIGAçãO DE MICROPROCESSADOR PARA COMPUTADOR E PROCESSO PARA A ORGANIZAçãO DO ACESSO A DADOS ARQUIVADOS EM UMA MEMóRIA". A invenção refere-se a uma ligação de microprocessador para a organização do acesso a dados ou programas arquivados em uma memória com, pelo menos, um microprocessador, uma memória para um sistema operacional e, pelo menos, uma memória para a programação livre com programas externos individuais, sendo que na memória para a programação livre estão previstas várias áreas da memória com os respectivos espaços de endereços, sendo que a cada espaço de endereço está coordenado um identificador. A ligação de microprocessador apresenta, além disso, meios que carregam o identificador respectivamente coordenado a uma área da memória, respectivamente antes do endereçamento da área da memória em um primeiro registro auxiliar, e que carregam o identificador da área da memória endereçada em um segundo registro auxiliar, e que efetuam uma comparação do primeiro e do segundo registro auxiliar. Além disso está previsto coordenar, a cada espaço de endereço de uma área da memória, pelo menos, uma seq³ência de bit que contém um direito de acesso, pelo que ordens de código e dados sensíveis podem ser protegidos contra acessos estritos de outros programas externos.
BR0206992-0A 2001-02-06 2002-01-25 Ligação de microprocessador para computador e processo para a organização do acesso a dados arquivados em uma memória BR0206992A (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10105284A DE10105284A1 (de) 2001-02-06 2001-02-06 Mikroprozessorschaltung für Datenträger und Verfahren zum Organisieren des Zugriffs auf in einem Speicher abgelegten Daten
PCT/DE2002/000256 WO2002063463A2 (de) 2001-02-06 2002-01-25 Mikroprozessorschaltung für datenträger und verfahren zum organisieren des zugriffs auf in einem speicher abgelegten daten

Publications (1)

Publication Number Publication Date
BR0206992A true BR0206992A (pt) 2004-02-10

Family

ID=7672999

Family Applications (1)

Application Number Title Priority Date Filing Date
BR0206992-0A BR0206992A (pt) 2001-02-06 2002-01-25 Ligação de microprocessador para computador e processo para a organização do acesso a dados arquivados em uma memória

Country Status (13)

Country Link
US (1) US7260690B2 (pt)
EP (1) EP1358558B1 (pt)
JP (1) JP3878134B2 (pt)
KR (1) KR100574747B1 (pt)
CN (1) CN1320465C (pt)
AT (1) ATE505763T1 (pt)
BR (1) BR0206992A (pt)
DE (2) DE10105284A1 (pt)
MX (1) MXPA03007023A (pt)
RU (1) RU2266559C2 (pt)
TW (1) TWI259365B (pt)
UA (1) UA74238C2 (pt)
WO (1) WO2002063463A2 (pt)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2843465B1 (fr) * 2002-08-06 2005-07-01 Checkflow Procede de communication entre applications destine a securiser l'acces aux donnees d'une application
JP2005275629A (ja) * 2004-03-23 2005-10-06 Nec Corp マルチプロセッサシステム、及び、メモリアクセス方法
WO2006052703A2 (en) * 2004-11-04 2006-05-18 Board Of Trustees Of Michigan State University Secure bit
US20060136679A1 (en) * 2004-12-21 2006-06-22 O'connor Dennis M Protected processing apparatus, systems, and methods
JP2007052481A (ja) * 2005-08-15 2007-03-01 Matsushita Electric Ind Co Ltd Icカード用lsi
JP4519738B2 (ja) * 2005-08-26 2010-08-04 株式会社東芝 メモリアクセス制御装置
US7882318B2 (en) * 2006-09-29 2011-02-01 Intel Corporation Tamper protection of software agents operating in a vitual technology environment methods and apparatuses
US7802050B2 (en) * 2006-09-29 2010-09-21 Intel Corporation Monitoring a target agent execution pattern on a VT-enabled system
US8739304B2 (en) * 2006-11-10 2014-05-27 Sony Computer Entertainment Inc. Providing content using hybrid media distribution scheme with enhanced security
US8752199B2 (en) * 2006-11-10 2014-06-10 Sony Computer Entertainment Inc. Hybrid media distribution with enhanced security
US20100325077A1 (en) * 2007-02-21 2010-12-23 Naoshi Higuchi Computer, operation rule application method and operating system
JP4939387B2 (ja) 2007-12-06 2012-05-23 ルネサスエレクトロニクス株式会社 データ処理装置及びアドレス空間保護方法
DE102008029231B4 (de) * 2008-06-19 2010-12-02 Lars Gollub Prozessor mit Ansprungbefehlen zur Überwachung des Kontrollflusses
US20110225654A1 (en) * 2008-08-25 2011-09-15 Mao-Huai Weng Write-Proof Protection Method of a Storage Device
US8682639B2 (en) * 2010-09-21 2014-03-25 Texas Instruments Incorporated Dedicated memory window for emulation address
DE102013218646B4 (de) 2012-09-18 2023-01-19 Denso Corporation Verarbeitungsvorrichtung
JP2014174758A (ja) * 2013-03-08 2014-09-22 Denso Corp 処理装置
JP6323235B2 (ja) * 2014-07-29 2018-05-16 株式会社デンソー 電子制御装置
US10129035B2 (en) * 2015-08-10 2018-11-13 Data I/O Corporation Device birth certificate

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3072127D1 (en) 1980-02-28 1988-12-08 Intel Corp Data processing system
JPS5963097A (ja) 1982-09-30 1984-04-10 Panafacom Ltd アドレス比較によるメモリ・プロテクシヨン方式
SU1156078A1 (ru) 1983-01-03 1985-05-15 Московский Ордена Ленина И Ордена Октябрьской Революции Энергетический Институт Устройство дл обмена информацией между объектом контрол и электронной вычислительной машиной
JPS6137540A (ja) 1984-07-30 1986-02-22 Kubota Ltd 走行用伝動装置
DE4115152C2 (de) * 1991-05-08 2003-04-24 Gao Ges Automation Org Kartenförmiger Datenträger mit einer datenschützenden Mikroprozessorschaltung
US5627987A (en) * 1991-11-29 1997-05-06 Kabushiki Kaisha Toshiba Memory management and protection system for virtual memory in computer system
JPH07302226A (ja) 1994-05-02 1995-11-14 Nec Corp メモリ不正アクセス検出回路
US5513337A (en) * 1994-05-25 1996-04-30 Intel Corporation System for protecting unauthorized memory accesses by comparing base memory address with mask bits and having attribute bits for identifying access operational mode and type
JP3740195B2 (ja) * 1994-09-09 2006-02-01 株式会社ルネサステクノロジ データ処理装置
US5845331A (en) * 1994-09-28 1998-12-01 Massachusetts Institute Of Technology Memory system including guarded pointers
JPH08272625A (ja) 1995-03-29 1996-10-18 Toshiba Corp マルチプログラム実行制御装置及び方法
JPH09160831A (ja) 1995-12-08 1997-06-20 Hitachi Ltd 情報処理装置
JP3638714B2 (ja) 1996-05-23 2005-04-13 三菱電機株式会社 記憶データ保護装置
RU2126168C1 (ru) 1997-04-02 1999-02-10 Товарищество с ограниченной ответственностью "Коминфор" ("COMINFOR") Способ защиты персонального компьютера от несанкционированного доступа и устройство для его реализации
JP2001005726A (ja) * 1999-04-20 2001-01-12 Nec Corp メモリアドレス空間拡張装置及びプログラムを記憶した記憶媒体
DE19925195A1 (de) * 1999-06-01 2000-12-07 Giesecke & Devrient Gmbh Verfahren für die sichere Verwaltung eines Speichers
DE19937529A1 (de) * 1999-08-09 2001-03-01 Giesecke & Devrient Gmbh Tragbarer Datenträger und Verfahren zur Nutzung in einer Mehrzahl von Anwendungen
US6795905B1 (en) * 2000-03-31 2004-09-21 Intel Corporation Controlling accesses to isolated memory using a memory controller for isolated execution
US6745307B2 (en) * 2001-10-31 2004-06-01 Hewlett-Packard Development Company, L.P. Method and system for privilege-level-access to memory within a computer
US6823433B1 (en) * 2001-11-13 2004-11-23 Advanced Micro Devices, Inc. Memory management system and method for providing physical address based memory access security
US6854039B1 (en) * 2001-12-05 2005-02-08 Advanced Micro Devices, Inc. Memory management system and method providing increased memory access security

Also Published As

Publication number Publication date
DE10105284A1 (de) 2002-08-29
WO2002063463A2 (de) 2002-08-15
US20040088509A1 (en) 2004-05-06
MXPA03007023A (es) 2004-12-06
RU2266559C2 (ru) 2005-12-20
JP3878134B2 (ja) 2007-02-07
US7260690B2 (en) 2007-08-21
EP1358558A2 (de) 2003-11-05
CN1320465C (zh) 2007-06-06
KR100574747B1 (ko) 2006-04-28
WO2002063463A3 (de) 2003-02-06
DE50215002D1 (de) 2011-05-26
ATE505763T1 (de) 2011-04-15
TWI259365B (en) 2006-08-01
EP1358558B1 (de) 2011-04-13
CN1491388A (zh) 2004-04-21
KR20030084921A (ko) 2003-11-01
RU2003127063A (ru) 2005-01-10
JP2004526237A (ja) 2004-08-26
UA74238C2 (uk) 2005-11-15

Similar Documents

Publication Publication Date Title
BR0206992A (pt) Ligação de microprocessador para computador e processo para a organização do acesso a dados arquivados em uma memória
US7461232B2 (en) Translation look-aside buffer supporting mutually untrusted operating systems
EP1839159B1 (en) Data processing apparatus having memory protection unit
US6651160B1 (en) Register set extension for compressed instruction set
KR870000645A (ko) 가상 메모리 시스템내의 직접 입/출력 장치
HK1062730A1 (en) Logical view and access to physical storage in modular data and storage management system
JPH11161547A (ja) データ処理装置用記憶装置、および記憶場所にアクセスする方法
CN105373486A (zh) 计算系统中动态存储器地址的重新映射
US20060010304A1 (en) Systems for loading unaligned words and methods of operating the same
US3701977A (en) General purpose digital computer
US10222991B2 (en) Memory updating in a dual-ported internal memory with concurrent transfer and retrieval
US7558940B2 (en) Virtual memory translator for real-time operating systems
KR19990037572A (ko) 뱅크 어드레스 값을 공급하는 다중 소스를 구비하는 프로세서구조 설계 및 그 설계방법
KR20110128787A (ko) 뱅크형 메모리에서의 선형 메모리를 갖는 마이크로컨트롤러
US20070266199A1 (en) Virtual Address Cache and Method for Sharing Data Stored in a Virtual Address Cache
EP0676687A3 (en) Power management units for computer systems.
US20040015644A1 (en) Cache memory and method for addressing
KR19990013576A (ko) 데이터 랜덤 액세스 메모리를 이용한 마이크로 콘트롤러의 강제페이지 제로 페이징 방법
CN115994348A (zh) 程序流水线的控制方法、处理装置和存储介质
US7124261B2 (en) Access to bit values within data words stored in a memory
KR960018940A (ko) 브리지 및 컴퓨터 시스템
US7660908B2 (en) Implementing virtual packet storage via packet work area
Abramson Computer hardware to support capability based addressing in a large virtual memory
KR20010085562A (ko) 데이터 랜덤 액세스 메모리를 사용하는 다양한 사이즈의마이크로컨트롤러를 위한 강제 페이지 페이징 방법
KR19990037395A (ko) 두개의 워드 명령을 단일 주기 동안 실행하는 시스템 및 방법

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE A 9A ANUIDADE(S).

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 2103 DE 26/04/2011.