BE779692A - CIRCUIT ARRANGEMENT FOR PERMANENT ERROR DETECTION IN AN INFORMATION PROCESSING SYSTEM - Google Patents

CIRCUIT ARRANGEMENT FOR PERMANENT ERROR DETECTION IN AN INFORMATION PROCESSING SYSTEM

Info

Publication number
BE779692A
BE779692A BE779692A BE779692A BE779692A BE 779692 A BE779692 A BE 779692A BE 779692 A BE779692 A BE 779692A BE 779692 A BE779692 A BE 779692A BE 779692 A BE779692 A BE 779692A
Authority
BE
Belgium
Prior art keywords
information processing
processing system
error detection
circuit arrangement
permanent error
Prior art date
Application number
BE779692A
Other languages
French (fr)
Inventor
H Uebel
W Jakob
J Schwarzwalder
Original Assignee
Int Standard Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Int Standard Electric Corp filed Critical Int Standard Electric Corp
Publication of BE779692A publication Critical patent/BE779692A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/181—Eliminating the failing redundant component
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
    • G06F11/183—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components
    • G06F11/184—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits by voting, the voting not being performed by the redundant components where the redundant components implement processing functionality
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2215—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test error correction or detection circuits
    • G—PHYSICS
    • G08—SIGNALLING
    • G08C—TRANSMISSION SYSTEMS FOR MEASURED VALUES, CONTROL OR SIMILAR SIGNALS
    • G08C25/00—Arrangements for preventing or correcting errors; Monitoring arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/02—Arrangements for detecting or preventing errors in the information received by diversity reception
    • H04L1/06—Arrangements for detecting or preventing errors in the information received by diversity reception using space diversity

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Train Traffic Observation, Control, And Security (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
BE779692A 1971-02-23 1972-02-23 CIRCUIT ARRANGEMENT FOR PERMANENT ERROR DETECTION IN AN INFORMATION PROCESSING SYSTEM BE779692A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19712108496 DE2108496C3 (en) 1971-02-23 1971-02-23 Circuit arrangement for the continuous functional control of the information processing and the output of data telegrams, in particular for process computer-controlled railway signal systems

Publications (1)

Publication Number Publication Date
BE779692A true BE779692A (en) 1972-08-23

Family

ID=5799540

Family Applications (1)

Application Number Title Priority Date Filing Date
BE779692A BE779692A (en) 1971-02-23 1972-02-23 CIRCUIT ARRANGEMENT FOR PERMANENT ERROR DETECTION IN AN INFORMATION PROCESSING SYSTEM

Country Status (9)

Country Link
AT (1) ATA65872A (en)
BE (1) BE779692A (en)
CH (1) CH551661A (en)
DE (1) DE2108496C3 (en)
ES (1) ES400051A1 (en)
FR (1) FR2126272B1 (en)
GB (1) GB1359748A (en)
IT (1) IT947593B (en)
RO (1) RO63302A (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2019622B (en) * 1978-04-14 1982-04-07 Lucas Industries Ltd Digital computing apparatus
GB1604492A (en) * 1978-05-30 1981-12-09 Westinghouse Brake & Signal Railway control systems
DE2909512B1 (en) * 1979-03-10 1980-07-10 Standard Elek K Lorenz Ag Track interlocking
DE3009355C2 (en) * 1980-03-12 1984-08-30 Standard Elektrik Lorenz Ag, 7000 Stuttgart Redundant computing system
DE3024370C2 (en) * 1980-06-27 1987-01-02 Siemens AG, 1000 Berlin und 8000 München Redundant tax system
DE3108870C2 (en) * 1981-03-09 1983-05-05 Siemens AG, 1000 Berlin und 8000 München Procedure for the functional test of a multiplexer
IN160140B (en) * 1981-10-10 1987-06-27 Westinghouse Brake & Signal
US4967347A (en) * 1986-04-03 1990-10-30 Bh-F (Triplex) Inc. Multiple-redundant fault detection system and related method for its use
JP3229070B2 (en) * 1993-06-01 2001-11-12 三菱電機株式会社 Majority circuit and control unit and majority integrated semiconductor circuit
CZ200658A3 (en) * 2006-01-26 2007-05-02 Azd Praha S. R. O. Method of simple calibration of digital measuring system operating in the mode of minimum number of branches of all available branches
DE102007062974B4 (en) 2007-12-21 2010-04-08 Phoenix Contact Gmbh & Co. Kg Signal processing device
DE102012010143B3 (en) 2012-05-24 2013-11-14 Phoenix Contact Gmbh & Co. Kg Analog signal input circuit with a number of analog signal acquisition channels

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3257546A (en) * 1963-12-23 1966-06-21 Ibm Computer check test
DE1278766B (en) * 1967-11-07 1968-09-26 Standard Elektrik Lorenz Ag Method for controlling the exchange of information between two or more computers and computer-controlled devices, for example telecommunication systems, in particular telephone switching systems
GB1253309A (en) * 1969-11-21 1971-11-10 Marconi Co Ltd Improvements in or relating to data processing arrangements

Also Published As

Publication number Publication date
ES400051A1 (en) 1974-12-16
DE2108496C3 (en) 1978-12-14
FR2126272B1 (en) 1976-07-23
CH551661A (en) 1974-07-15
IT947593B (en) 1973-05-30
FR2126272A1 (en) 1972-10-06
GB1359748A (en) 1974-07-10
ATA65872A (en) 1975-07-15
DE2108496B2 (en) 1975-08-28
DE2108496A1 (en) 1972-09-07
RO63302A (en) 1978-08-15

Similar Documents

Publication Publication Date Title
FR2332572A1 (en) DATA PROCESSING SYSTEM
FR2274088A1 (en) SELF-ADAPTING INFORMATION PROCESSING SYSTEM
BE781069A (en) INTRUDER DETECTION SYSTEM
FR2311463A1 (en) DEVICE FOR PROCESSING IMAGES
BE797619A (en) PERFECTED DATA PROCESSING SYSTEM
FR2316666A1 (en) PROPERTY GUARANTEE SYSTEM ESPECIALLY FOR CREDIT CARDS
BE798029A (en) ELECTRONIC SIGNAL PROCESSING CIRCUIT
BE752925A (en) DATA PROCESSING INSTALLATION TERMINAL
FR2330084A1 (en) ELECTRONIC SYSTEM FOR READING SYMBOLS
BE745547A (en) DEVICE FOR CONTROLLING THE SEQUENTIAL STAGE OF INSTRUCTIONS IN AN INFORMATION PROCESSING SYSTEM.
BE758721A (en) AUTOMATED XEROGRAPHIC PROCESSING SYSTEM
BE779692A (en) CIRCUIT ARRANGEMENT FOR PERMANENT ERROR DETECTION IN AN INFORMATION PROCESSING SYSTEM
CH532288A (en) Information processing system
BR7016629D0 (en) AN ALTERNAD CURRENT SIGNAL PROCESSING SYSTEM
BE770603A (en) DATA PROCESSING SYSTEM AND READER FOR
NL175348C (en) ELECTRONIC DATA PROCESSING SYSTEM.
BE748548A (en) ERROR DETECTION CIRCUIT
BE790492A (en) ELECTRONIC SECURITY SYSTEM
BE783620A (en) STATIC READING SYSTEM FOR MAGNETIC CARDS
FR95755E (en) Binary information processing system.
FR2349251A1 (en) CHROMINANCE SIGNAL PROCESSING CIRCUIT
BE815536A (en) INFORMATION PROCESSING SYSTEM
BE776641A (en) ERROR DETECTION CIRCUIT
BE831871A (en) PROCESSING DATA TRACKING SYSTEM
BE791296A (en) ANTI-LOCK ELECTRONIC BRAKING SYSTEM

Legal Events

Date Code Title Description
RE Patent lapsed

Owner name: INTERNATIONAL STANDARD ELECTRIC CORP.

Effective date: 19880228