BE696330A - - Google Patents

Info

Publication number
BE696330A
BE696330A BE696330DA BE696330A BE 696330 A BE696330 A BE 696330A BE 696330D A BE696330D A BE 696330DA BE 696330 A BE696330 A BE 696330A
Authority
BE
Belgium
Application number
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of BE696330A publication Critical patent/BE696330A/xx

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/18, H10D48/04 and H10D48/07, with or without impurities, e.g. doping materials
    • H01L21/46Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
    • H01L21/461Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/469Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After-treatment of these layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/022Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02258Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by anodic treatment, e.g. anodic oxidation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/043Dual dielectric
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/114Nitrides of silicon
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/942Masking

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Formation Of Insulating Films (AREA)
  • Weting (AREA)
BE696330D 1966-05-11 1967-03-30 BE696330A (en:Method)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US54933866A 1966-05-11 1966-05-11

Publications (1)

Publication Number Publication Date
BE696330A true BE696330A (en:Method) 1967-09-01

Family

ID=24192584

Family Applications (1)

Application Number Title Priority Date Filing Date
BE696330D BE696330A (en:Method) 1966-05-11 1967-03-30

Country Status (7)

Country Link
US (1) US3438873A (en:Method)
BE (1) BE696330A (en:Method)
ES (1) ES341094A1 (en:Method)
GB (1) GB1188507A (en:Method)
IL (1) IL27728A (en:Method)
NL (1) NL6706537A (en:Method)
NO (1) NO118985B (en:Method)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3979768A (en) * 1966-03-23 1976-09-07 Hitachi, Ltd. Semiconductor element having surface coating comprising silicon nitride and silicon oxide films
US3645807A (en) * 1966-12-26 1972-02-29 Hitachi Ltd Method for manufacturing a semiconductor device
USRE28402E (en) * 1967-01-13 1975-04-29 Method for controlling semiconductor surface potential
US3767463A (en) * 1967-01-13 1973-10-23 Ibm Method for controlling semiconductor surface potential
US3887407A (en) * 1967-02-03 1975-06-03 Hitachi Ltd Method of manufacturing semiconductor device with nitride oxide double layer film
DE1614435B2 (de) * 1967-02-23 1979-05-23 Siemens Ag, 1000 Berlin Und 8000 Muenchen Verfahren zum Herstellen von aus Germanium bestehenden, doppeldiffundierten Halbleiteranordnungen
US3537921A (en) * 1967-02-28 1970-11-03 Motorola Inc Selective hydrofluoric acid etching and subsequent processing
US3541676A (en) * 1967-12-18 1970-11-24 Gen Electric Method of forming field-effect transistors utilizing doped insulators as activator source
US3807038A (en) * 1969-05-22 1974-04-30 Mitsubishi Electric Corp Process of producing semiconductor devices
US3663279A (en) * 1969-11-19 1972-05-16 Bell Telephone Labor Inc Passivated semiconductor devices
DE2047998A1 (de) * 1970-09-30 1972-04-06 Licentia Gmbh Verfahren zum Herstellen einer Planaranordnung
US3924321A (en) * 1970-11-23 1975-12-09 Harris Corp Radiation hardened mis devices
US3707656A (en) * 1971-02-19 1972-12-26 Ibm Transistor comprising layers of silicon dioxide and silicon nitride
US4058887A (en) * 1971-02-19 1977-11-22 Ibm Corporation Method for forming a transistor comprising layers of silicon dioxide and silicon nitride
US3760242A (en) * 1972-03-06 1973-09-18 Ibm Coated semiconductor structures and methods of forming protective coverings on such structures
FR2466101A1 (fr) * 1979-09-18 1981-03-27 Thomson Csf Procede de formation de couches de silicium polycristallin localisees sur des zones recouvertes de silice d'une plaquette de silicium et application a la fabrication d'un transistor mos non plan autoaligne
US4596627A (en) * 1983-02-28 1986-06-24 Hewlett-Packard Company Etching a layer over a semiconductor
US6006763A (en) * 1995-01-11 1999-12-28 Seiko Epson Corporation Surface treatment method
JPH11510666A (ja) 1996-05-24 1999-09-14 シーメンス マツシタ コンポーネンツ ゲゼルシヤフト ミツト ベシユレンクテル ハフツング ウント コンパニコマンデイート ゲゼルシヤフト 電子デバイス、特に表面音波で作動するデバイス―sawデバイス

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2974075A (en) * 1957-10-28 1961-03-07 Bell Telephone Labor Inc Treatment of semiconductive devices
US3160539A (en) * 1958-09-08 1964-12-08 Trw Semiconductors Inc Surface treatment of silicon
US3088888A (en) * 1959-03-31 1963-05-07 Ibm Methods of etching a semiconductor device

Also Published As

Publication number Publication date
ES341094A1 (es) 1968-06-16
US3438873A (en) 1969-04-15
NO118985B (en:Method) 1970-03-09
NL6706537A (en:Method) 1967-11-13
IL27728A (en) 1970-09-17
GB1188507A (en) 1970-04-15

Similar Documents

Publication Publication Date Title
AU5917865A (en:Method)
AU428063B2 (en:Method)
AU424443B2 (en:Method)
AU414526B2 (en:Method)
AU417216B2 (en:Method)
AU421822B2 (en:Method)
AU218666A (en:Method)
AU6597365A (en:Method)
AU1144366A (en:Method)
AU5895065A (en:Method)
AU1111066A (en:Method)
AU6703465A (en:Method)
BE475118A (en:Method)
BE666282A (en:Method)
AU433620A (en:Method)
AU411645B2 (en:Method)
AU407778B2 (en:Method)
AU2390066A (en:Method)
BE662818A (en:Method)
AU855865A (en:Method)
AU92366A (en:Method)
BE284991A (en:Method)
BE447356A (en:Method)
BE674987A (en:Method)
BE529218A (en:Method)