AU647515B2 - A communication link - Google Patents

A communication link Download PDF

Info

Publication number
AU647515B2
AU647515B2 AU83145/91A AU8314591A AU647515B2 AU 647515 B2 AU647515 B2 AU 647515B2 AU 83145/91 A AU83145/91 A AU 83145/91A AU 8314591 A AU8314591 A AU 8314591A AU 647515 B2 AU647515 B2 AU 647515B2
Authority
AU
Australia
Prior art keywords
information
signal
piece
combination
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU83145/91A
Other languages
English (en)
Other versions
AU8314591A (en
Inventor
Lars Gunnar Carlstedt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Carlstedt Elektronik AB
Original Assignee
Carlstedt Elektronik AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Carlstedt Elektronik AB filed Critical Carlstedt Elektronik AB
Publication of AU8314591A publication Critical patent/AU8314591A/en
Application granted granted Critical
Publication of AU647515B2 publication Critical patent/AU647515B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/04—Conversion to or from representation by pulses the pulses having two levels
    • H03M5/06—Code representation, e.g. transition, for a given bit cell depending only on the information in that bit cell

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Dc Digital Transmission (AREA)
  • Communication Control (AREA)
  • Small-Scale Networks (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Materials For Medical Uses (AREA)
  • Polymers With Sulfur, Phosphorus Or Metals In The Main Chain (AREA)
  • Prostheses (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
AU83145/91A 1990-08-02 1991-08-01 A communication link Ceased AU647515B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
SE9002559 1990-08-02
SE9002559A SE9002559D0 (sv) 1990-08-02 1990-08-02 Kommunikationslaenk
PCT/SE1991/000511 WO1992002988A1 (en) 1990-08-02 1991-08-01 A communication link

Publications (2)

Publication Number Publication Date
AU8314591A AU8314591A (en) 1992-03-02
AU647515B2 true AU647515B2 (en) 1994-03-24

Family

ID=20380082

Family Applications (1)

Application Number Title Priority Date Filing Date
AU83145/91A Ceased AU647515B2 (en) 1990-08-02 1991-08-01 A communication link

Country Status (15)

Country Link
US (1) US5259002A (enExample)
EP (1) EP0541675B1 (enExample)
JP (1) JPH05509212A (enExample)
CN (1) CN1058681A (enExample)
AU (1) AU647515B2 (enExample)
CA (1) CA2086556A1 (enExample)
DE (1) DE69101443T2 (enExample)
ES (1) ES2050544T3 (enExample)
IL (1) IL99050A (enExample)
LT (1) LTIP383A (enExample)
NZ (1) NZ239243A (enExample)
SE (1) SE9002559D0 (enExample)
TW (1) TW222730B (enExample)
WO (1) WO1992002988A1 (enExample)
ZA (1) ZA916122B (enExample)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5509122A (en) * 1992-02-20 1996-04-16 International Business Machines Corporation Configurable, recoverable parallel bus
US5357608A (en) * 1992-02-20 1994-10-18 International Business Machines Corporation Configurable, recoverable parallel bus
US5408501A (en) * 1993-04-06 1995-04-18 Conner Peripherals, Inc. Data transfer system
US5740201A (en) * 1993-12-10 1998-04-14 International Business Machines Corporation Dual differential and binary data transmission arrangement
US5922061A (en) * 1995-10-20 1999-07-13 Iq Systems Methods and apparatus for implementing high speed data communications
US6005895A (en) 1996-12-20 1999-12-21 Rambus Inc. Apparatus and method for multilevel signaling
US6052729A (en) * 1997-01-29 2000-04-18 Iq Systems, Inc. Event-reaction communication protocol in an object oriented processor array
DE19756540A1 (de) * 1997-12-18 1999-07-01 Siemens Ag Kommunikationsschnittstelle zur seriellen Übertragung digitaler Daten und korrespondierendes Datenübertragungsverfahren
US6285751B1 (en) 1999-01-07 2001-09-04 Iq Net Solutions, Inc. PBX system having line cards and phone cards which exhibit reciprocal relationships
US6275847B1 (en) 1999-01-07 2001-08-14 Iq Net Solutions, Inc. Distributed processing systems incorporating processing zones which communicate according to both streaming and event-reaction protocols
US6396329B1 (en) 1999-10-19 2002-05-28 Rambus, Inc Method and apparatus for receiving high speed signals with low latency
US7124221B1 (en) 1999-10-19 2006-10-17 Rambus Inc. Low latency multi-level communication interface
US7269212B1 (en) 2000-09-05 2007-09-11 Rambus Inc. Low-latency equalization in multi-level, multi-line communication systems
US7161513B2 (en) 1999-10-19 2007-01-09 Rambus Inc. Apparatus and method for improving resolution of a current mode driver
JP3423267B2 (ja) * 2000-01-27 2003-07-07 寛治 大塚 ドライバ回路、レシーバ回路、および信号伝送バスシステム
GB0028134D0 (en) 2000-11-17 2001-01-03 Texas Instruments Ltd Improvements in or relating to systems for data transmission
US7362800B1 (en) 2002-07-12 2008-04-22 Rambus Inc. Auto-configured equalizer
US7292629B2 (en) 2002-07-12 2007-11-06 Rambus Inc. Selectable-tap equalizer
US8861667B1 (en) 2002-07-12 2014-10-14 Rambus Inc. Clock data recovery circuit with equalizer clock calibration
ATE474308T1 (de) * 2003-10-22 2010-07-15 Nxp Bv Verfahren und einrichtung zum senden von daten über mehrere übertragungsleitungen
JP4604627B2 (ja) * 2004-09-22 2011-01-05 ソニー株式会社 エンコーダ装置およびデコーダ装置
KR100733925B1 (ko) * 2005-03-16 2007-07-02 주식회사 엘지화학 ＥＣＤ(Ｅｌｅｃｔｒｏ Ｃｈｒｏｍｉｃ Ｄｅｖｉｃｅ) 제어 장치
US9231790B2 (en) 2007-03-02 2016-01-05 Qualcomm Incorporated N-phase phase and polarity encoded serial interface
US8064535B2 (en) * 2007-03-02 2011-11-22 Qualcomm Incorporated Three phase and polarity encoded serial interface
US9711041B2 (en) 2012-03-16 2017-07-18 Qualcomm Incorporated N-phase polarity data transfer
US9112815B2 (en) 2012-06-15 2015-08-18 Qualcomm Incorporated Three-phase-polarity safe reverse link shutdown
US8848810B2 (en) 2008-03-05 2014-09-30 Qualcomm Incorporated Multiple transmitter system and method
US8787502B2 (en) * 2012-04-24 2014-07-22 Nxp B.V. Capacitive isolated voltage domains
US10318158B2 (en) 2012-05-17 2019-06-11 Brilliant Points, Inc. System and method for digital signaling and digital storage
US8860594B2 (en) 2012-05-17 2014-10-14 Brilliant Points, Inc. System and method for digital signaling
US20140112401A1 (en) * 2012-06-15 2014-04-24 Qualcomm Incorporated 3dynamic configuration of an n-phase polarity data communications link
US8996740B2 (en) 2012-06-29 2015-03-31 Qualcomm Incorporated N-phase polarity output pin mode multiplexer
US9520988B1 (en) 2015-08-04 2016-12-13 Qualcomm Incorporated Adaptation to 3-phase signal swap within a trio
KR102808517B1 (ko) * 2020-01-08 2025-05-19 삼성전자주식회사 외부 신호에 기초하여, 전력 모드의 변경을 감지하는 전자 장치

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4983965A (en) * 1988-12-09 1991-01-08 Hitachi, Ltd. Demodulation apparatus

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4097859A (en) * 1976-11-01 1978-06-27 Burroughs Corporation Three-level to two-level decoder
DE2840006C2 (de) * 1978-09-14 1980-10-02 Deutsche Itt Industries Gmbh, 7800 Freiburg CMOS-Schaltung zur Umwandlung eines Ternärsignals in zwei Binärsignale und Verwendung dieser CMOS-Schaltung
US4631428A (en) * 1984-10-26 1986-12-23 International Business Machines Corporation Communication interface connecting binary logic unit through a trinary logic transmission channel
NL8501816A (nl) * 1985-06-24 1987-01-16 Johan Dirk Spek Elektronisch ketenonderdeel met veldeffecttransistorwerking, toepassingen van dit ketenonderdeel, en vervangingsketen voor een dergelijk onderdeel.
US5166956A (en) * 1990-05-21 1992-11-24 North American Philips Corporation Data transmission system and apparatus providing multi-level differential signal transmission

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4983965A (en) * 1988-12-09 1991-01-08 Hitachi, Ltd. Demodulation apparatus

Also Published As

Publication number Publication date
NZ239243A (en) 1994-12-22
CN1058681A (zh) 1992-02-12
DE69101443T2 (de) 1994-06-23
LTIP383A (en) 1994-11-25
IL99050A (en) 1994-12-29
US5259002A (en) 1993-11-02
EP0541675B1 (en) 1994-03-16
JPH05509212A (ja) 1993-12-16
IL99050A0 (en) 1992-07-15
WO1992002988A1 (en) 1992-02-20
SE9002559D0 (sv) 1990-08-02
EP0541675A1 (en) 1993-05-19
AU8314591A (en) 1992-03-02
TW222730B (enExample) 1994-04-21
CA2086556A1 (en) 1992-02-03
DE69101443D1 (de) 1994-04-21
ES2050544T3 (es) 1994-05-16
ZA916122B (en) 1992-04-29

Similar Documents

Publication Publication Date Title
AU647515B2 (en) A communication link
US7859436B2 (en) Memory device receiver
US7072415B2 (en) Method and apparatus for generating multi-level reference voltage in systems using equalization or crosstalk cancellation
US4518873A (en) Buffer circuit for driving a C-MOS inverter
US5264745A (en) Recovering phase and data from distorted duty cycles caused by ECL-to-CMOS translator
US6763406B1 (en) Noise reduction system and method for reducing switching noise in an interface to a large width bus
US6140841A (en) High speed interface apparatus
US4623846A (en) Constant duty cycle, frequency programmable clock generator
US5936450A (en) Waveshaping circuit using digitally controlled weighted current summing
EP0408032B1 (en) Data output control circuit for semiconductor storage device
US5285409A (en) Serial input/output memory with a high speed test device
US4611183A (en) Digital decorrelating random data generator
US20030011426A1 (en) Multi-level receiver circuit with digital output using a variable offset comparator
EP0219846B1 (en) Latch circuit tolerant of undefined control signals
JPH11177639A (ja) データ伝送装置
US6181265B1 (en) Non-linear digital-to-analog converter
US5034964A (en) N:1 time-voltage matrix encoded I/O transmission system
US5450023A (en) Interface circuit using a limited number of pins in LSI applications
US5144161A (en) Logic circuit for switching noise reduction
US5339078A (en) Digital to analog converter switch circuit
US5410312A (en) Digital/analog conversion device with two switched latches for simultaneous D/A conversion
US12436556B2 (en) Communication protocol for die to die interface
JP2005012669A (ja) 信号伝送方法及び信号送信・受信回路
US4951050A (en) 2:1 Voltage matrix encoded I/O transmission system
JP2639306B2 (ja) シフトレジスタ回路