AU582424B2 - Microprogram controller - Google Patents

Microprogram controller

Info

Publication number
AU582424B2
AU582424B2 AU54599/86A AU5459986A AU582424B2 AU 582424 B2 AU582424 B2 AU 582424B2 AU 54599/86 A AU54599/86 A AU 54599/86A AU 5459986 A AU5459986 A AU 5459986A AU 582424 B2 AU582424 B2 AU 582424B2
Authority
AU
Australia
Prior art keywords
register
instruction
memory
multiplexer
logic unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU54599/86A
Other languages
English (en)
Other versions
AU5459986A (en
Inventor
David R. Brooks
Daniel S. O'Sullivan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Magellan Corp Australia Pty Ltd
Original Assignee
Magellan Corp Australia Pty Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Magellan Corp Australia Pty Ltd filed Critical Magellan Corp Australia Pty Ltd
Publication of AU5459986A publication Critical patent/AU5459986A/en
Application granted granted Critical
Publication of AU582424B2 publication Critical patent/AU582424B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22Microcontrol or microprogram arrangements
    • G06F9/26Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
    • G06F9/262Arrangements for next microinstruction selection
    • G06F9/264Microinstruction selection based on results of processing
    • G06F9/267Microinstruction selection based on results of processing by instruction selection on output of storage

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Debugging And Monitoring (AREA)
AU54599/86A 1985-02-20 1986-02-19 Microprogram controller Ceased AU582424B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
AUPG9383 1985-02-20
AUPG938385 1985-02-20

Publications (2)

Publication Number Publication Date
AU5459986A AU5459986A (en) 1986-09-10
AU582424B2 true AU582424B2 (en) 1989-03-23

Family

ID=3770948

Family Applications (1)

Application Number Title Priority Date Filing Date
AU54599/86A Ceased AU582424B2 (en) 1985-02-20 1986-02-19 Microprogram controller

Country Status (4)

Country Link
EP (1) EP0215028A4 (fr)
JP (1) JPS62501940A (fr)
AU (1) AU582424B2 (fr)
WO (1) WO1986005015A1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1988006759A1 (fr) * 1987-02-24 1988-09-07 Digital Equipment Corporation Circuit de generation de signaux de commande pour unite arithmetique et logique pour un processeur numerique
US5119484A (en) * 1987-02-24 1992-06-02 Digital Equipment Corporation Selections between alternate control word and current instruction generated control word for alu in respond to alu output and current instruction
JPH04328634A (ja) * 1991-04-26 1992-11-17 Nec Corp マイクロプログラム制御装置
EP0522513A2 (fr) * 1991-07-09 1993-01-13 Hughes Aircraft Company Unité de commande à grande vitesse pour programme à microcode parallèle
US6629262B1 (en) * 1999-09-30 2003-09-30 Toshiba Tec Kabushiki Kaisha Multiplexed storage controlling device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4008462A (en) * 1973-12-07 1977-02-15 Fujitsu Ltd. Plural control memory system with multiple micro instruction readout

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3570006A (en) * 1968-01-02 1971-03-09 Honeywell Inc Multiple branch technique
US3909797A (en) * 1973-12-13 1975-09-30 Honeywell Inf Systems Data processing system utilizing control store unit and push down stack for nested subroutines
US4459666A (en) * 1979-09-24 1984-07-10 Control Data Corporation Plural microcode control memory
US4336602A (en) * 1979-09-24 1982-06-22 Control Data Corporation Network for generating modified microcode addresses
DE3009121C2 (de) * 1980-03-10 1982-02-18 Siemens AG, 1000 Berlin und 8000 München Mikroprogramm-Steuereinrichtung
US4674063A (en) * 1982-10-18 1987-06-16 Nec Corporation Information processing apparatus having a sequence control function
JPS59128642A (ja) * 1983-01-14 1984-07-24 Hitachi Ltd マイクロプログラム制御機器のパイプライン方式

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4008462A (en) * 1973-12-07 1977-02-15 Fujitsu Ltd. Plural control memory system with multiple micro instruction readout

Also Published As

Publication number Publication date
WO1986005015A1 (fr) 1986-08-28
EP0215028A4 (fr) 1987-07-23
JPS62501940A (ja) 1987-07-30
AU5459986A (en) 1986-09-10
EP0215028A1 (fr) 1987-03-25

Similar Documents

Publication Publication Date Title
US4984151A (en) Flexible, next-address generation microprogram sequencer
US4398244A (en) Interruptible microprogram sequencing unit and microprogrammed apparatus utilizing same
US7149878B1 (en) Changing instruction set architecture mode by comparison of current instruction execution address with boundary address register values
EP0198216B1 (fr) Processeur de signaux de type pipeline à trois phases
EP0378830B1 (fr) Méthode et dispositif de traitement de plusieurs codes de condition tel que pour un calculateur pipeline parallèle
US3949370A (en) Programmable logic array control section for data processing system
US4740893A (en) Method for reducing the time for switching between programs
US5203002A (en) System with a multiport memory and N processing units for concurrently/individually executing 2N-multi-instruction-words at first/second transitions of a single clock cycle
US4539635A (en) Pipelined digital processor arranged for conditional operation
US5404555A (en) Macro instruction set computer architecture
EP0124597A1 (fr) Memoires multiples pour la commande dans micro-controleur a pipeline pour manipuler des sous-programmes de branchement et de retour a la sequence principale.
US5008807A (en) Data processing apparatus with abbreviated jump field
AU599245B2 (en) A return address stack
KR0142334B1 (ko) 확장된 비트 슬라이스 프로세서 산술논리 연산 유니트
US5459847A (en) Program counter mechanism having selector for selecting up-to-date instruction prefetch address based upon carry signal of adder which adds instruction size and LSB portion of address register
JPH0769795B2 (ja) コンピュータ
AU582424B2 (en) Microprogram controller
US6026486A (en) General purpose processor having a variable bitwidth
US4481581A (en) Sequence control circuit for a computer
US5590359A (en) Method and apparatus for generating a status word in a pipelined processor
KR100374401B1 (ko) 마이크로 명령을 기초로 프로그램 가능한 명령을 실행하는하드웨어 장치
JP2538053B2 (ja) 制御装置
US4872109A (en) Enhanced CPU return address stack
US5293499A (en) Apparatus for executing a RISC store and RI instruction pair in two clock cycles
US6099585A (en) System and method for streamlined execution of instructions