AU2012207827A1 - Video decoder with reduced dynamic range transform with inverse transform shifting memory - Google Patents

Video decoder with reduced dynamic range transform with inverse transform shifting memory

Info

Publication number
AU2012207827A1
AU2012207827A1 AU2012207827A AU2012207827A AU2012207827A1 AU 2012207827 A1 AU2012207827 A1 AU 2012207827A1 AU 2012207827 A AU2012207827 A AU 2012207827A AU 2012207827 A AU2012207827 A AU 2012207827A AU 2012207827 A1 AU2012207827 A1 AU 2012207827A1
Authority
AU
Australia
Prior art keywords
coefficients
section
transform
inverse
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
AU2012207827A
Other versions
AU2012207827B2 (en
Inventor
Louis Joseph Kerofsky
Kiran Misra
Christopher A. Segall
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dolby International AB
Original Assignee
Dolby International AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/008,658 external-priority patent/US9807395B2/en
Application filed by Dolby International AB filed Critical Dolby International AB
Publication of AU2012207827A1 publication Critical patent/AU2012207827A1/en
Assigned to DOLBY INTERNATIONAL AB reassignment DOLBY INTERNATIONAL AB Request for Assignment Assignors: SHARP KABUSHIKI KAISHA
Priority to AU2016219700A priority Critical patent/AU2016219700B2/en
Application granted granted Critical
Publication of AU2012207827B2 publication Critical patent/AU2012207827B2/en
Priority to AU2018233019A priority patent/AU2018233019B2/en
Priority to AU2020200449A priority patent/AU2020200449B2/en
Priority to AU2021203402A priority patent/AU2021203402B2/en
Priority to AU2023201244A priority patent/AU2023201244A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Description

DESCRIPTION
TITLE OF INVENTION :
VIDEO DECODER WITH REDUCED DYNAMIC RANGE TRANSFORM WITH INVERSE TRANSFORM SHIFTING MEMORY
TECHNICAL FIELD
Cross-Reference to Related Applications is none.
The present invention relates to image decoding with reduced dynamic range .
BACKGROUND ART
Existing video coding standards, such as H .264 /AVC , generally provide relatively high coding efficiency at the expense of increased computational complexity. As the computational complexity increases, the encoding and/ or decoding speeds tend to decrease . Also , the desire for increased higher fidelity tends to increase over time which tends to require increasingly larger memory requirements and increasingly larger memory bandwidth requirements . The increasing memory requirements and the increasing memory bandwidth requirements tends to result in increasingly more expensive and computationally complex circuitry, especially in the case of embedded systems .
Referring to FIG. 1 , many decoders (and encoders) receive (and encoders provide) encoded data for blocks of an image . Typically, the image is divided into blocks and each of the blocks is encoded in some manner, such as using a discrete cosine transform (DCT) , and provided to the decoder. The decoder receives the encoded blocks and decodes each of the blocks in some manner, such as using an inverse discrete cosine transform. In many cases, the decoding of the image coefficients of the image block is accomplished by matrix multiplication . The matrix multiplication may be performed for a horizontal direction and the matrix multiplication may be performed for a vertical direction . By way of example , for 8-bit values, the first multiplication can result in 16-bit values, and the second multiplication can result in 24-bit values in some cases. In addition, the encoding of each block of the image is typically quantized, which maps the values of the encoding to a smaller set of quantized coefficients used for transmission. Quantization requires de-quantization by the decoder, which maps the set of quantized coefficients used for transmission to approximate encoding values . The number of desirable bits for de-quantized data is a design parameter. The potential for large values resulting from the matrix multiplication and the de-quantization operation is problematic for resource constrained systems, especially embedded systems.
The foregoing and other obj ectives, features, and advantages of the invention will be more readily understood upon consideration of the following detailed description of the invention, taken in conjunction with the accompanying drawings.
SUMMARY OF INVENTION
A preferred embodiment is a method for decoding video comprising:
(a) receiving quantized coefficients representative of a block of video ;
(b) dequantizing said quantized coefficients;
(c) applying a modification to said dequantized coefficients based upon a quantization parameter;
(d) inverse transforming in a first direction said modified coefficients;
(e) clipping said first direction transformed coefficients;
(f) storing said clipped coefficients;
(g) reading said clipped coefficients; and (h) inverse transforming said clipped coefficients in a second direction.
BRIEF DESCRIPTION OF DRAWINGS
FIG . 1 illustrates an encoder and a decoder.
FIG. 2 illustrates a decoder with a dequantizer and an inverse transform.
FIGS . 3A and FIG. 3B illustrates a modified dequantizer.
FIG. 4 illustrates a modified inverse transform.
FIG. 5 illustrates another decoder.
FIG. 6 illustrates yet another decoder.
DESCRIPTION OF EMBODIMENTS
Referring to FIG. 2 (prior art) , a decoder for the dequantization and inverse transformation of the received quantized coefficients from the encoder for a block of the image is illustrated, in relevant part. The decoder receives the quantized coefficients 200 at a dequantizing section (dequantizer) 2 10. The coefficients resulting from the dequantizer 2 10 are stored in memory 220. The coefficients stored in memory 220 are then processed by a pair of inverse transforms by a inverse transforming section 230 to determine a decoded residue 3 10. The inverse transform maps data from a transform domain to a spatial domain using a matrix multiplication operator.
The dequantizer 2 10 includes the descaling process by a descaling section 240. The descaling process by the descaling section 240 descales the quantized coefficients 200. The descaling process corresponds to multiplying level values (also referred to as quantized coefficients 200) with one integer number dependent on quantization parameter (QP) , coefficient index, and transform size (N) . An example of the descaling process by the descaling section 240 may include Level*IntegerValue(Remainder, coefficient index)* 16 for a dequantizer used prior to an 8x8 inverse transform and Level*IntegerValue (Remainder, coefficient index) for a dequantizer used prior to other transform sizes. The descaling process by the descaling section 240 is preferably based upon a function of a remainder, transform size (N) , and/ or a coefficient index (e .g. , position) , to determine an intermediate set of values 250. The remainder is the sum of the quantization parameter (QP) +P*BitIncrement modulo P ((QP+P*BitIncrement)%P) . Modulo as defined in the H .264 /AVC standard is defined as: x % y, as remainder of x divided by y, defined only for integers x and y with x> = 0 and y>0. In one embodiment P may take on the value 6. An adjustment mechanism A 260 may be applied to the values 250 , which may be a variable dependent on transform size (N) and/ or a function of a received Period . The Period is the sum of the quantization parameter (QP) + P*BitIncrement divided by P ((QP+ P*BitIncrement)/P), where "Bitlncrement" is the bit depth increment. The "/" as defined in the H.264/AVC standard is defined as: integer division with truncation of the result towards zero. For example, 7/4 and -7/-4 are truncated to 1 and -7/4 and 7/-4 are truncated to -1. In one embodiment P may take on the value 6. The resulting values 250, possibly further modified by mechanism A 260, may be further modified by a factor of 2(Period+B) by a modifying section 270. B is a variable that is dependent on the transform size. The results of the modification by the modifying section 270 are stored in the memory 220. The inverse transforming section 230 may perform a 1- dimensional inverse horizontal transform by an inverse horizontal transforming section 280, the result of which is stored in memory 290. The inverse transforming section 230 may also perform a 1 -dimensional inverse vertical transform by an inverse vertical transforming section 300, which results in the decoded residue 310. The transforming sections 280 and 300 may be swapped with each other, as desired.
The memory bandwidth of the video decoder illustrated in FIG. 2, when implemented within the "Part 10: Advanced Video Coding", ISO publication: ISO/IEC 14496-10:2005 - Information Technology - Coding Of Audio-Visual Objects (incorporated by reference herein) (H.264/AVC standard), may be limited by using a constraint. For example, in section 8.5. 10 of the H .264 / AVC standard, the width of the memory access for 4x4 luma DC transform coefficients is limited by including the following statements: "The bitstream shall not contain data that result in any element fy of f with i, j = 0. .3 that exceeds the range of integer values from -2(7 + bitDepth) £0 2(7 + bitDepth) - i } inclusive." and "The bitstream shall not contain data that result in any element dcYij of dcY with i, j = 0. .3 that exceeds the range of integer values from -2<7 + bitDepth) to 2(7 + bitDepth) _ i f inclusive." The H .264 /AVC standard includes similar memory limitation for other residual blocks . In addition to including a complex memory bandwidth limitation, the H .264 /AVC standard includes no mechanism to ensure that this limitation is enforced. Similarly, the JCT- VC, "Draft Test Model Under Consideration", JCTVC-A205, JCT-VC Meeting, Dresden, April 20 10 (JCT-VC) , incorporated by reference herein, likewise does not include a memory bandwidth enforcement mechanism. For robustness, a decoder must be prepared to accept bitstreams which may violate these limits as may be caused by transmission errors damaging a compliant bitstream or a non-conforming encoder. To alleviate such potential limitations the decoder frequently includes additional memory bandwidth, at added expense and complexity, to accommodate the non-compliant bit streams that are provided . In order to provide a more computationally robust decoder with limited memory bandwidth and / or memory storage requirements, the decoder should be modified in a suitable manner. However, while modifying the decoder to reduce the memory requirements, the corresponding rate distortion performance of the video should not be substantially degraded. Otherwise , while the memory requirements may be reduced, the resulting quality of the video will not be suitable for viewing by the audience . The modification by the modifying section 270 results in a doubling of the coefficient value for every 6 steps in the quantization parameter, and thus may substantially increase the size of the memory requirements. The increased value results in one or more zeros being included as the least significant bits .
Referring to FIG . 3A, with this understanding of the operation of the dequantizer 2 10 (see FIG. 2 , prior art) an improved dequantizing section (inproved dequantizer, modified dequantizer) 400 (see FIGS . 3A and 3B , not prior art) receives the quantized coefficients 405 and descales, by a descaling section 4 10 , the quantized coefficients, preferably based upon a function of a remainder, transform size (N) , and/ or a coefficient index (e . g. , position) , to determine an intermediate set of values 420. An optional adjustment mechanism C 430 may be applied, which is preferably a variable dependent on transform size (N) or a function of a received quantization parameter (QP) , to determine resulting data 440. The resulting data 440 from the quantized coefficients 405 may include rogue data or otherwise is not compliant with a standard, and accordingly the modified dequantizer 400 should impose a fixed limit on the resulting data 440. The resulting data 440 is preferably clipped, by a clipping section 450, to a predetermined bit depth, and thus an NxN block of data is stored in memory within the dequantizer 400. For example the clipping by the clipping section 450 for a predetermined bit depth of 16 bits results in any values over 32 , 767 being set to the maximum value, namely, 32 ,767. Likewise for a predetermined bit depth of 16 bits results in any values less than -32 , 768 being set to the minimum value, namely, -32 ,768. Other bit depths and clipping values may likewise be used . In this manner, the maximum memory bandwidth required is limited by the system, in a manner independent of the input quantized coefficients 405. This reduces the computational complexity of the system and reduces the memory requirements, which is especially suitable for embedded systems .
After imposing the clipping by the clipping section 450 , the data with the maximum predetermined bit depth is modified by a factor of 2(Period+B) by a modifying section 460. The results of the modification by the modifying section 460 are provided as coefficients 470. The result of performing the 2(Period+B) by the modifying section 460 after the clipping by the clipping section 450 reduces the rate distortion loss . Preferably, the adjustment mechanism C 430 used for 8x8 transform coefficients is 2 (5-period> and the 2(Period +B) by the modifying section 460 is 2(Period-6) . The process by the modifying section 460 may be based upon, if desired, a function of the transform size (N) or a function of a received quantization parameter (QP) . Also , the adjustment mechanism C 430 used for other sized transform coefficients (such as 4x4 , 16x 16, and 32x32) is preferably zero , and the valued of 2(Period+B) by the modifying section 460 is 2(Period) . Also, B may be a function of N and C may be a function of N . Referring to FIG . 3B , a particular implementation of FIG . 3A is illustrated.
Referring to FIG . 4, the coefficients 470 from the dequantizer 400 (see FIGS . 3A and 3B) are provided to an inverse transforming section 480 designed to provide a decoded residue 490 that has an acceptable rate distortion loss . The coefficients 470 are preferably transformed by a 1 - dimensional inverse horizontal (or vertical) transform by an inverse horizontal (or vertical) transforming section 500. Based upon a desirable number of output bits to maintain an acceptable rate distortion loss, the output of the transforming section 500 may be modified by a right bit shift process by a bit shifting section 5 10 for a desirable number of bits. In this manner, a selected number of the least significant bits are discarded in order to reduce the memory requirements of the system. For example , if 19 bits are likely to result from the inverse transforming section 500 and it is desirable to have a 16 bit outcome , then the right bit shift process by the bit shifting section 5 10 removes the 3 least significant bits. The resulting shifted bits are clipped by a clipping section 520 to a predetermined threshold. An example of a predetermined threshold may be 16-bits . The clipping by a clipping section 520 further enforces a memory bandwidth limitation, the results of which are stored in memory 530. The data stored in memory 530 is substantially reduced as a result of the shifting by the bit shifting section 5 10 removing the least significant bit(s) . The data stored in the memory 530 is then shifted left by a left bit shift process by a bit shifting section 540 , preferably by the same number of bits as the right bit shift process by the bit shifting section 5 1 0. The shifting results in zeros in the least significant bit(s) . The shifted data is then preferably transformed by a 1 -dimensional inverse vertical (or horizontal) transform by an inverse vertical (or horizontal) transforming section 550, resulting in the decoded residue 490.
The rate distortion loss is dependent on the number of bits used in the processing and the data block size . Preferably, the right bit shift process by the bit shifting section 5 1 0 and the left bit shift process by the bit shifting section 540 are dependent on the size N of the block (number of horizontal pixels x number of vertical pixels for a square block of pixels) . For example, for a 4x4 block the shift may be 3 , for an 8x8 block the shift may be 2 , for a 16x 16 block the shift may be 8 , and for a 32x32 block the shift may be 9. Alternatively, the right bit shift process by the bit shifting section 5 10 and the left bit shift process by the bit shifting section 540 may be determined based upon a parameter, such as a quantization parameter (QP) , passed in the bit stream, internal bit-depth increment (IBDI) , the transform precision extension (TPE) parameters, or otherwise selectable by the decoder.
Referring to FIG. 5 , in another embodiment the decoder receives the quantized coefficients which are processed by any suitable dequantizing section (dequantizer) 600 and any suitable inverse transforming section 6 10. It is desirable to include an express memory bandwidth limitation which is preferably implemented by including a clipping function by a clipping section 620. After the clipping function by the clipping section 620 , the data may be stored in memory 630, which is thereafter used for the inverse transform by the inverse transforming section 6 10.
Referring to FIG . 6, in another embodiment the decoder receives the quantized coefficients which are processed by any suitable dequantizing section (dequantizer) 700 and any suitable inverse transforming section 7 10. For example , the inverse transform by the inverse transforming section 7 10 may be the one illustrated in FIG. 4. It is desirable to include an express memory bandwidth limitation to reduce the computation complexity which is preferably implemented by including a clipping function by a clipping section 720. After the clipping function by the clipping section 720 , the data may be stored in memory 730 , which is thereafter used for the inverse transform by an inverse transforming section 7 10. It is further desirable to include an explicit memory bandwidth limitation which is preferably implemented by including a clipping function by a clipping section 740 between a pair of 1 -dimensional transforms. The 1 -dimensional transforms may be performed in any order or manner. After the clipping function by a clipping section 740, the data may be stored in memory 750.
The terms and expressions which have been employed in the foregoing specification are used therein as terms of description and not of limitation, and there is no intention, in the use of such terms and expressions, of excluding equivalents of the features shown and described or portions thereof, it being recognized that the scope of the invention is defined and limited only by the claims which follow.

Claims (8)

1 . A method for decoding video comprising:
(a) receiving quantized coefficients representative of a block of video ;
(b) dequantizing said quantized coefficients;
(c) applying a modification to said dequantized coefficients based upon a quantization parameter;
(d) inverse transforming in a first direction said modified coefficients;
(e) clipping said first direction transformed
coefficients;
(f) storing said clipped coefficients;
(g) reading said clipped coefficients; and
(h) inverse transforming said clipped coefficients in a second direction.
2. The method of claim 1 wherein said modification comprises further modification of said dequantized
coefficients by using an adjustment mechanism.
3. The method of claim 2 wherein said adjustment mechanism is dependent on a transform size .
4. The method of claim 2 wherein said adjustment mechanism is a function of at least one of a received quantization parameter and a transform size .
5. The method of claim 1 wherein said first direction horizontal direction.
6. The method of claim 1 wherein said second direction is a vertical direction .
7. The method of claim 1 wherein said first direction is a vertical direction .
8. The method of claim 1 wherein said second direction is a horizontal direction .
AU2012207827A 2011-01-18 2012-01-18 Video decoder with reduced dynamic range transform with inverse transform shifting memory Active AU2012207827B2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
AU2016219700A AU2016219700B2 (en) 2011-01-18 2016-08-26 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2018233019A AU2018233019B2 (en) 2011-01-18 2018-09-21 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2020200449A AU2020200449B2 (en) 2011-01-18 2020-01-22 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2021203402A AU2021203402B2 (en) 2011-01-18 2021-05-25 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2023201244A AU2023201244A1 (en) 2011-01-18 2023-03-01 Video decoder with reduced dynamic range transform with inverse transform shifting memory

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/008,658 US9807395B2 (en) 2011-01-18 2011-01-18 Video decoder with reduced dynamic range transform with inverse transform shifting memory
US13/008,658 2011-01-18
PCT/JP2012/051480 WO2012099269A1 (en) 2011-01-18 2012-01-18 Video decoder with reduced dynamic range transform with inverse transform shifting memory

Related Child Applications (1)

Application Number Title Priority Date Filing Date
AU2016219700A Division AU2016219700B2 (en) 2011-01-18 2016-08-26 Video decoder with reduced dynamic range transform with inverse transform shifting memory

Publications (2)

Publication Number Publication Date
AU2012207827A1 true AU2012207827A1 (en) 2013-08-08
AU2012207827B2 AU2012207827B2 (en) 2016-09-29

Family

ID=46490740

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2012207827A Active AU2012207827B2 (en) 2011-01-18 2012-01-18 Video decoder with reduced dynamic range transform with inverse transform shifting memory

Country Status (5)

Country Link
US (7) US9807395B2 (en)
JP (7) JP2014504046A (en)
AU (1) AU2012207827B2 (en)
CA (5) CA3111734C (en)
WO (1) WO2012099269A1 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9807395B2 (en) 2011-01-18 2017-10-31 Dolby International Ab Video decoder with reduced dynamic range transform with inverse transform shifting memory
MY175434A (en) 2011-06-30 2020-06-25 Samsung Electronics Co Ltd Video encoding method with bit depth adjustment for fixed-point conversion and apparatus therefor, and video decoding method and apparatus therefor
KR102250088B1 (en) 2013-10-24 2021-05-10 삼성전자주식회사 Method and Apparatus for decoding video stream
KR102390407B1 (en) * 2015-03-18 2022-04-25 한화테크윈 주식회사 Decoder and inverse transformation method in decoder
WO2020151714A1 (en) 2019-01-25 2020-07-30 Mediatek Inc. Method and apparatus for non-linear adaptive loop filtering in video coding
US10986334B2 (en) * 2019-03-09 2021-04-20 Tencent America LLC Method and apparatus for video coding
US11546587B2 (en) 2019-04-11 2023-01-03 Mediatek Inc. Adaptive loop filter with adaptive parameter set
CN113692687B (en) 2019-04-19 2023-12-12 日本电产株式会社 Motor unit

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2946612B2 (en) 1990-03-07 1999-09-06 松下電器産業株式会社 IDCT processing equipment
JPH06125539A (en) 1992-10-14 1994-05-06 Nippon Telegr & Teleph Corp <Ntt> Image encoder
US6141446A (en) 1994-09-21 2000-10-31 Ricoh Company, Ltd. Compression and decompression system with reversible wavelets and lossy reconstruction
KR100396971B1 (en) * 1994-11-29 2003-11-03 산요덴키가부시키가이샤 Video decoder having error detection and processing function of encoded vided data
KR970057995A (en) * 1995-12-30 1997-07-31 배순훈 Dequantizer Optimizer in MPEG Decoder
US5706002A (en) * 1996-02-21 1998-01-06 David Sarnoff Research Center, Inc. Method and apparatus for evaluating the syntax elements for DCT coefficients of a video decoder
US6044176A (en) 1996-11-12 2000-03-28 Samsung Electronics Co., Ltd. Method of performing inverse discrete cosine transform
JP2000050263A (en) 1998-07-28 2000-02-18 Hitachi Ltd Image coder, decoder and image-pickup device using them
US6501797B1 (en) * 1999-07-06 2002-12-31 Koninklijke Phillips Electronics N.V. System and method for improved fine granular scalable video using base layer coding information
US7020671B1 (en) 2000-03-21 2006-03-28 Hitachi America, Ltd. Implementation of an inverse discrete cosine transform using single instruction multiple data instructions
US7123655B2 (en) * 2001-08-09 2006-10-17 Sharp Laboratories Of America, Inc. Method for reduced bit-depth quantization
US6882685B2 (en) * 2001-09-18 2005-04-19 Microsoft Corporation Block transform and quantization for image and video coding
JP2003133961A (en) 2001-10-25 2003-05-09 Fujitsu Ltd Dequantizing circuit
US6975773B1 (en) * 2002-07-30 2005-12-13 Qualcomm, Incorporated Parameter selection in data compression and decompression
US7760950B2 (en) * 2002-09-26 2010-07-20 Ntt Docomo, Inc. Low complexity and unified transforms for video coding
JP2004328480A (en) 2003-04-25 2004-11-18 Matsushita Electric Ind Co Ltd Inverse quantization circuit
ITMI20031128A1 (en) * 2003-06-05 2004-12-06 St Microelectronics Srl METHOD AND APPARATUS TO DECODE DIGITAL IMAGES
US7778813B2 (en) * 2003-08-15 2010-08-17 Texas Instruments Incorporated Video coding quantization
KR20050022160A (en) * 2003-08-26 2005-03-07 삼성전자주식회사 Method for scalable video coding and decoding, and apparatus for the same
US8335811B2 (en) * 2004-03-04 2012-12-18 Broadcom Corporation Method and system for high fidelity IDCT and DCT algorithms
JP2005354307A (en) 2004-06-09 2005-12-22 Toshiba Corp Inverse quantizer and image decoder employing same
JP2006060314A (en) * 2004-08-17 2006-03-02 Matsushita Electric Ind Co Ltd Method of providing interface between decoding function units in repository of multimedia decoder
US8179962B2 (en) * 2004-09-08 2012-05-15 Panasonic Corporation Motion image encoding method and motion image decoding method
KR100712531B1 (en) * 2005-09-10 2007-04-27 삼성전자주식회사 Apparatus and method for transcoding MPEG-2 data into H.264 data
JP4405452B2 (en) * 2005-09-14 2010-01-27 三菱電機株式会社 Inverse conversion circuit
US8849884B2 (en) * 2006-03-29 2014-09-30 Qualcom Incorporate Transform design with scaled and non-scaled interfaces
JP4621629B2 (en) * 2006-05-25 2011-01-26 株式会社東芝 Image decoding device
US8385424B2 (en) * 2006-06-26 2013-02-26 Qualcomm Incorporated Reduction of errors during computation of inverse discrete cosine transform
JP5352448B2 (en) * 2007-03-28 2013-11-27 パナソニック株式会社 Inverse quantization circuit, inverse quantization method, and image reproduction apparatus
JP4536109B2 (en) * 2007-12-26 2010-09-01 富士通株式会社 Semiconductor device and signal processing method
US9807395B2 (en) 2011-01-18 2017-10-31 Dolby International Ab Video decoder with reduced dynamic range transform with inverse transform shifting memory
WO2012113055A1 (en) * 2011-02-25 2012-08-30 Research In Motion Limited Methods and devices for data compression using offset-based adaptive reconstruction levels

Similar Documents

Publication Publication Date Title
US11431982B2 (en) Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2012207827A1 (en) Video decoder with reduced dynamic range transform with inverse transform shifting memory
US20120307889A1 (en) Video decoder with dynamic range adjustments
US20120183045A1 (en) Video decoder with reduced dynamic range transform including clipping
US20120230395A1 (en) Video decoder with reduced dynamic range transform with quantization matricies
US9854242B2 (en) Video decoder with reduced dynamic range transform with inverse transform clipping
AU2021203402B2 (en) Video decoder with reduced dynamic range transform with inverse transform shifting memory
US20120183048A1 (en) Video decoder with reduced dynamic range transform with multiple clipping
US20120183044A1 (en) Video decoder with reduced dynamic range transform with memory storing