AU2023201244A1 - Video decoder with reduced dynamic range transform with inverse transform shifting memory - Google Patents

Video decoder with reduced dynamic range transform with inverse transform shifting memory Download PDF

Info

Publication number
AU2023201244A1
AU2023201244A1 AU2023201244A AU2023201244A AU2023201244A1 AU 2023201244 A1 AU2023201244 A1 AU 2023201244A1 AU 2023201244 A AU2023201244 A AU 2023201244A AU 2023201244 A AU2023201244 A AU 2023201244A AU 2023201244 A1 AU2023201244 A1 AU 2023201244A1
Authority
AU
Australia
Prior art keywords
coefficients
generate
inverse
clipped
inverse transformed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
AU2023201244A
Inventor
Louis Joseph Kerofsky
Kiran Misra
Christopher A. Segall
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dolby International AB
Original Assignee
Dolby International AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/008,658 external-priority patent/US9807395B2/en
Application filed by Dolby International AB filed Critical Dolby International AB
Priority to AU2023201244A priority Critical patent/AU2023201244A1/en
Publication of AU2023201244A1 publication Critical patent/AU2023201244A1/en
Pending legal-status Critical Current

Links

Abstract

Disclosed is a non-transitory computer-readable medium for storing instructions that, when executed, are configured to cause one or more processors to perform operations for decoding video, the operations 5 comprising: receiving quantized coefficients corresponding to a block of video representing a plurality of pixels; descaling the quantized coefficients based on a quantization parameter, a coefficient index, and a transform size to generate descaled coefficients; modifying the descaled coefficients to generate modified descaled coefficients, the modifying 10 including application of a variable based on the transform size; clipping the modified descaled coefficients to a predetermined bit depth to generate clipped coefficients; storing the clipped coefficients in a memory; and inverse transforming the clipped coefficients to output a decoded residue, wherein the inverse transforming comprises: one-dimension inverse 15 transforming the clipped coefficients in a first direction to generate first direction inverse transformed coefficients; shifting the first direction inverse transformed coefficients right to generate first shifted inverse transformed coefficients having a bit depth less than the first direction inverse transformed coefficients; clipping the first shifted inverse 20 transformed coefficients to the predetermined bit depth to generate second clipped coefficients; and one-dimension inverse transforming the second clipped coefficients in a second direction to determine the decoded residue. 25 Figure 3A 3/7 z w 0 x u. a z zwL Z w CY (00 LOU 00 a. 0 0C xC) 0 z 00 z CW4 ( 0

Description

3/7
z
w 0 x u. a z zwL Z w CY
(00
LOU
00
a. 0
0C
xC) z 0
00
z CW4
( 0
VIDEO DECODER WITH REDUCED DYNAMIC RANGE TRANSFORM WITH INVERSE TRANSFORM SHIFTING MEMORY
TECHNICAL FIELD The present invention relates to image decoding with reduced dynamic range.
BACKGROUND Existing video coding standards, such as H.264 /AVC, generally provide relatively high coding efficiency at the expense of increased computational complexity. As the computational complexity increases, the encoding and/ or decoding speeds tend to decrease. Also, the desire for increased higher fidelity tends to increase over time which tends to require increasingly larger memory requirements and increasingly larger memory bandwidth requirements. The increasing memory requirements and the increasing memory bandwidth requirements tends to result in increasingly more expensive and computationally complex circuitry, especially in the case of embedded systems. Referring to FIG. 1, many decoders (and encoders) receive (and encoders provide) encoded data for blocks of an image. Typically, the image is divided into blocks and each of the blocks is encoded in some manner, such as using a discrete cosine transform (DCT), and provided to the decoder. The decoder receives the encoded blocks and decodes each of the blocks in some manner, such as using an inverse discrete cosine transform. In many cases, the decoding of the image coefficients of the image block is accomplished by matrix multiplication. The matrix multiplication may be performed for a horizontal direction and the matrix multiplication may be performed for a vertical direction. By way of example, for 8-bit values, the first multiplication can result in 16-bit values, and the second 1o multiplication can result in 24-bit values in some cases. In addition, the encoding of each block of the image is typically quantized, which maps the values of the encoding to a smaller set of quantized coefficients used for transmission. Quantization requires de-quantization by the decoder, which maps the set of is quantized coefficients used for transmission to approximate encoding values. The number of desirable bits for de-quantized data is a design parameter. The potential for large values resulting from the matrix multiplication and the de-quantization operation is problematic for resource constrained systems, especially embedded systems. It is desired to address or ameliorate one or more disadvantages or limitations associated with the prior art, or to at least provide a useful alternative.
SUMMARY In one example aspect there is provided an apparatus for decoding video, the apparatus comprising: one or more processors; and one or more storage devices storing instructions that, when executed by the one or more processors, cause the one or more processors to perform operations comprising: receiving quantized coefficients representative of a block of video representative of a plurality of pixels; descaling the quantized coefficients to generate descaled coefficients; applying an 1o adjustment to the descaled coefficients to generate adjusted descaled coefficients; clipping the adjusted descaled coefficients to a predetermined bit depth to generate clipped coefficients; one-dimensional inverse transforming the clipped coefficients in a first direction to generate first direction inverse transformed coefficients; shifting the first direction inverse transformed coefficients to generate shifted coefficients; clipping the shifted coefficients to the predetermined bit depth to generate second clipped coefficients; and one-dimensional inverse transforming the second clipped coefficients in a second direction to determine a decoded residue, wherein the shifting is performed after the one-dimensional inverse transforming in the first direction and prior to the one-dimensional inverse transforming in the second direction. In another example aspect there is provided an apparatus for decoding video, the apparatus comprising one or more processors and one or more storage devices storing instructions that when executed by the one or more processors cause the one or more processors to perform operations comprising: (a) receiving quantized coefficients representative of a block of video representative of a plurality of pixels; (b) descaling the quantized coefficients by multiplying the quantized coefficients with numbers dependent on a coefficient index and a transform size of the block to generate descaled coefficients; (c) applying an adjustment to the descaled coefficients to 1o generate adjusted descaled coefficients, wherein the adjustment is a variable based on the transform size; (d) clipping the adjusted descaled coefficients to a predetermined bit depth to generate clipped coefficients; (e) one-dimensional inverse transforming the clipped coefficients in a first direction to generate first direction inverse transformed coefficients; (f) shifting the first direction inverse transformed coefficients to generate shifted coefficients; (g) clipping the shifted coefficients to the predetermined bit depth to generate second clipped coefficients; and (h) one-dimensional inverse transforming the second clipped coefficients in a second direction to determine a decoded residue, wherein the applying the adjustment is performed after the descaling, and wherein the shifting is performed after the one-dimensional inverse transforming in the first direction and prior to the one-dimensional inverse transforming in the second direction. In another example aspect there is provided a method for decoding video comprising: (a) receiving quantized coefficients representative of a block of video representative of a plurality of pixels; (b) descaling the quantized coefficients by multiplying the quantized coefficients with numbers dependent on a coefficient index and a transform size of the block to generate descaled 1o coefficients; (c) applying an adjustment to the descaled coefficients to generate adjusted descaled coefficients, wherein the adjustment is a variable based on the transform size; (d) clipping the adjusted descaled coefficients to a predetermined bit depth to generate clipped coefficients; (e) one-dimensional inverse transforming the clipped coefficients in a first direction to generate first direction inverse transformed coefficients; (f) shifting the first direction inverse transformed coefficients to generate shifted coefficients; (g) clipping the shifted coefficients to the predetermined bit depth to generate second clipped coefficients; and (h) one-dimensional inverse transforming the second clipped coefficients in a second direction to determine a decoded residue, wherein the applying the adjustment is performed after the descaling, and wherein the shifting is performed after the one-dimensional inverse transforming in the first direction and prior to the one dimensional inverse transforming in the second direction. In another example aspect there is provided an apparatus for decoding video data, the apparatus comprising: one or more processors; and one or more storage devices storing instructions that, when executed by the one or more processors, cause the one or more processors to perform operations comprising: receiving 1o quantized coefficients representative of a block of video data that includes a plurality of pixels; descaling the quantized coefficients to generate descaled coefficients; applying an adjustment to the descaled coefficients to generate adjusted descaled coefficients; clipping the adjusted descaled coefficients is to a predetermined bit depth to generate clipped coefficients; one-dimensional inverse transforming the clipped coefficients in a first direction to generate first direction inverse transformed coefficients; shifting the first direction inverse transformed coefficients to generate shifted coefficients, wherein the shifting is based on a transform precision extension (TPE) parameter; clipping the shifted coefficients to the predetermined bit depth to generate second clipped coefficients; and one-dimensional inverse transforming the second clipped coefficients in a second direction to determine a decoded residue. Optionally, the shifting is performed after the one-dimensional inverse transforming in the first direction and prior to the one dimensional inverse transforming in the second direction. In another example aspect there is provided a non transitory computer-readable medium for storing instructions that, when executed, are configured to cause one or more processors to perform operations for decoding video, the operations comprising: receiving quantized coefficients corresponding to a block of video representing a plurality of pixels; descaling the quantized coefficients based on a quantization parameter, a coefficient index, and a transform size to generate descaled coefficients; modifying the descaled coefficients to generate modified descaled coefficients, the modifying including application of a variable based on the transform size; clipping the modified descaled coefficients to a predetermined bit depth to generate clipped coefficients; storing the clipped coefficients in a memory; and inverse transforming the clipped coefficients to output a decoded residue, wherein the inverse transforming comprises: one-dimension inverse transforming the clipped coefficients in a first direction to generate first direction inverse transformed coefficients; shifting the first direction inverse transformed coefficients right to generate first shifted inverse transformed coefficients having a bit depth less than the first direction inverse transformed coefficients; clipping the first shifted inverse transformed coefficients to the predetermined bit depth to generate second clipped coefficients; and one-dimension inverse transforming the second clipped coefficients in a second direction to determine the decoded residue.
BRIEF DESCRIPTION OF THE DRAWINGS Preferred embodiments of the present invention are hereinafter described, by way of example only, with reference to the accompanying drawings, in which: FIG. 1 illustrates an encoder and a decoder. FIG. 2 illustrates a decoder with a dequantizer and an 1o inverse transform. FIGS. 3A and FIG. 3B illustrates a modified dequantizer. FIG. 4 illustrates a modified inverse transform. FIG. 5 illustrates another decoder. FIG. 6 illustrates yet another decoder.
DETAILED DESCRIPTION Referring to FIG. 2 (prior art), a decoder for the dequantization and inverse transformation of the received quantized coefficients from the encoder for a block of the image is illustrated, in relevant part. The decoder receives the quantized coefficients 200 at a dequantizing section (dequantizer) 210. The coefficients resulting from the dequantizer 210 are stored in memory 220. The coefficients stored in memory 220 are then processed by a pair of inverse transforms by a inverse transforming section 230 to determine a decoded residue 310. The inverse transform maps data from a transform domain to a spatial domain using a matrix multiplicationoperator. The dequantizer 210 includes the descaling process by a descaling section 240. The descaling process by the descaling section 240 descales the quantized coefficients 200. The descaling process corresponds to multiplying level values (also referred to as quantized coefficients 200) with one integer number dependent on quantization parameter (QP), coefficient index, and transform size (N). An example of the descaling 1o process by the descaling section 240 may include Level*IntegerValue(Remainder, coefficient index)*16 for a dequantizer used prior to an 8x8 inverse transform and Level*IntegerValue (Remainder, coefficient index) for a dequantizer used prior to other transform sizes. The i5 descaling process by the descaling section 240 is preferably based upon a function of a remainder, transform size (N), and/ or a coefficient index (e.g., position), to determine an intermediate set of values 250. The remainder is the sum of the quantization parameter (QP) +P*Bitlncrement modulo P ((QP+P*Bitlncrement)%P). Modulo as defined in the H.264 /AVC standard is defined as: x % y, as remainder of x divided by y, defined only for integers x and y with x>= 0 and y>0. In one embodiment P may take on the value 6. An adjustment mechanism A 260 may be applied to the values 250, which may be a variable dependent on transform size (N) and/ or a function of a received Period. The Period is the sum of the quantization parameter (QP) + P*BitIncrement divided by P ((QP+P*Bitlncrement)/P), where "Bitincrement" is the bit depth increment. The "/" as defined in the H.264/AVC standard is defined as: integer division with truncation of the result towards zero. For example, 7/4 and -7/-4 are truncated to 1 and -7/4 and 7/-4 are truncated to -1. In one embodiment P may take on the value 6. The resulting values 250, possibly further modified by mechanism A 260, may be further modified by a factor of 2 (Period+B) by a modifying section 270. B is a 1o variable that is dependent on the transform size. The results of the modification by the modifying section 270 are stored in the memory 220. The inverse transforming section 230 may perform a 1-dimensional inverse horizontal transform by an inverse horizontal transforming section 280, the result of which is is stored in memory 290. The inverse transforming section 230 may also perform a 1-dimensional inverse vertical transform by an inverse vertical transforming section 300, which results in the decoded residue 310. The transforming sections 280 and 300 may be swapped with each other, as desired. The memory bandwidth of the video decoder illustrated in FIG. 2, when implemented within the "Part 10: Advanced Video Coding", ISO publication: ISO/IEC 14496-10:2005 Information Technology - Coding Of Audio-Visual Objects (incorporated by reference herein) (H.264/AVC standard), may be limited by using a constraint. For example, in section 8.5.10 of the H.264/AVC standard, the width of the memory access for 4x4 luma DC transform coefficients is limited by including the following statements: "The bitstream shall not contain data that result in any element fij of f with i, j=0..3 that exceeds the range of integer values from -2(7+ bitDepth) to 2(7+ bitDepth) - 1, inclusive." and "The bitstream shall not contain data that result in any element dcYij of dcY with i, j = 0..3 that exceeds the range of integer values from -2(7+ bitDepth) to 2(7+bitDepth) - 1, inclusive." The H.264/AVC standard includes similar memory limitation for other residual blocks. In 1o addition to including a complex memory bandwidth limitation, the H.264/AVC standard includes no mechanism to ensure that this limitation is enforced. Similarly, the JCT- VC, "Draft Test Model Under Consideration", JCTVC-A205, JCT-VC Meeting, Dresden, April 2010 (JCT-VC), incorporated by reference 1s herein, likewise does not include a memory bandwidth enforcement mechanism. For robustness, a decoder must be prepared to accept bitstreams which may violate these limits as may be caused by transmission errors damaging a compliant bitstream or a non-conforming encoder. To alleviate such potential limitations the decoder frequently includes additional memory bandwidth, at added expense and complexity, to accommodate the non-compliant bit streams that are provided. In order to provide a more computationally robust decoder with limited memory bandwidth and/or memory storage requirements, the decoder should be modified in a suitable manner. However, while modifying the decoder to reduce the memory requirements, the corresponding rate distortion performance of the video should not be substantially degraded. Otherwise, while the memory requirements may be reduced, the resulting quality of the video will not be suitable for viewing by the audience. The modification by the modifying section 270 results in a doubling of the coefficient value for every 6 steps in the quantization parameter, and thus may substantially increase the size of the memory requirements. The increased value 1o results in one or more zeros being included as the least significant bits. Referring to FIG. 3A, with this understanding of the operation of the dequantizer 210 (see FIG. 2, prior art) an improved dequantizing section (inproved dequantizer, modified dequantizer) 400 (see FIGS. 3A and 3B, not prior art) receives the quantized coefficients 405 and descales, by a descaling section 410, the quantized coefficients, preferably based upon a function of a remainder, transform size (N), and/ or a coefficient index (e.g., position), to determine an intermediate set of values 420. An optional adjustment mechanism C 430 may be applied, which is preferably a variable dependent on transform size (N) or a function of a received quantization parameter (QP), to determine resulting data 440. The resulting data 440 from the quantized coefficients 405 may include rogue data or otherwise is not compliant with a standard, and accordingly the modified dequantizer 400 should impose a fixed limit on the resulting data 440. The resulting data 440 is preferably clipped, by a clipping section 450, to a predetermined bit depth, and thus an NxN block of data is stored in memory within the dequantizer 400. For example the clipping by the clipping section 450 for a predetermined bit depth of 16 bits results in any values over 32,767 being set to the maximum value, namely, 32,767. Likewise for a predetermined bit depth of 16 bits results in any values less than -32,768 being set to the 1o minimum value, namely, -32,768. Other bit depths and clipping values may likewise be used. In this manner, the maximum memory bandwidth required is limited by the system, in a manner independent of the input quantized coefficients 405. This reduces the computational complexity is of the system and reduces the memory requirements, which is especially suitable for embedded systems. After imposing the clipping by the clipping section 450, the data with the maximum predetermined bit depth is modified by a factor of 2(Period+B) by a modifying section 460. The results of the modification by the modifying section 460 are provided as coefficients 470. The result of performing the 2 (Period+B) by the modifying section 460 after the clipping by the clipping section 450 reduces the rate distortion loss. Preferably, the adjustment mechanism C 430 used for 8x8 transform coefficients is 2(5-period) and the 2(Period+B) by the modifying section 460 is 2(Period-6). The process by the modifying section 460 may be based upon, if desired, a function of the transform size (N) or a function of a received quantization parameter (QP). Also, the adjustment mechanism C 430 used for other sized transform coefficients (such as 4x4, 16x16, and 32x32) is preferably zero, and the valued of 2(Period+B) by the modifying section 460 is 2(Priod). Also, B may be a function of N and C may be a function of N. Referring to FIG. 3B, a particular implementation of FIG. 3A is illustrated. Referring to FIG. 4, the coefficients 470 from the dequantizer 400 (see FIGS. 3A and 3B) are provided to an inverse transforming section 480 designed to provide a decoded residue 490 that has an acceptable rate distortion loss. The coefficients 470 are preferably transformed by a 1 dimensional inverse horizontal (or vertical) transform by an inverse horizontal (or vertical) transforming section 500. Based upon a desirable number of output bits to maintain an acceptable rate distortion loss, the output of the transforming section 500 may be modified by a right bit shift process by a bit shifting section 5 10 for a desirable number of bits. In this manner, a selected number of the least significant bits are discarded in order to reduce the memory requirements of the system. For example, if 19 bits are likely to result from the inverse transforming section 500 and it is desirable to have a 16 bit outcome, then the right bit shift process by the bit shifting section 510 removes the 3 least significant bits. The resulting shifted bits are clipped by a clipping section 520 to a predetermined threshold. An example of a predetermined threshold may be 16-bits. The clipping by a clipping section 520 further enforces a memory bandwidth limitation, the results of which are stored in memory 530. The data stored in memory 530 is substantially reduced as a result of the shifting by the bit shifting section 510 removing the least significant bit(s). The data stored in the memory 530 is then shifted left by a left bit shift process by a bit shifting section 540, preferably by 1o the same number of bits as the right bit shift process by the bit shifting section 510. The shifting results in zeros in the least significant bit(s). The shifted data is then preferably transformed by a 1-dimensional inverse vertical (or horizontal) transform by an inverse vertical (or horizontal) transforming section 550, is resulting in the decoded residue 490.
The rate distortion loss is dependent on the number of bits used in the processing and the data block size. Preferably, the right bit shift process by the bit shifting section 510 and the left bit shift process by the bit shifting section 540 are dependent on the size N of the block (number of horizontal pixels x number of vertical pixels for a square block of pixels). For example, for a 4x4 block the shift may be 3, for an 8x8 block the shift may be 2, for a 16x16 block the shift may be 8, and for a 32x32 block the shift may be 9. Alternatively, the right bit shift process by the bit shifting section 510 and the left bit shift process by the bit shifting section 540 may be determined based upon a parameter, such as a quantization parameter (QP), passed in the bit stream, internal bit-depth increment (IBDI), the transform precision extension (TPE) parameters, or otherwise selectable by the decoder. Referring to FIG. 5, in another embodiment the decoder receives the quantized coefficients which are processed by any suitable dequantizing section (dequantizer) 600 and any suitable inverse transforming section 6 10. It is desirable to 1o include an express memory bandwidth limitation which is preferably implemented by including a clipping function by a clipping section 620. After the clipping function by the clipping section 620, the data may be stored in memory 630, which is thereafter used for the inverse transform by the is inverse transforming section 610. Referring to FIG. 6, in another embodiment the decoder receives the quantized coefficients which are processed by any suitable dequantizing section (dequantizer) 700 and any suitable inverse transforming section 7 10. For example, the inverse transform by the inverse transforming section 7 10 may be the one illustrated in FIG. 4. It is desirable to include an express memory bandwidth limitation to reduce the computation complexity which is preferably implemented by including a clipping function by a clipping section 720. After the clipping function by the clipping section 720, the data may be stored in memory 730, which is thereafter used for the inverse transform by an inverse transforming section 710. It is further desirable to include an explicit memory bandwidth limitation which is preferably implemented by including a clipping function by a clipping section 740 between a pair of1-dimensional transforms. The 1-dimensional transforms may be performed in any order or manner. After the clipping function by a clipping section 740, the data may be stored in memory 750. The terms and expressions which have been employed in the foregoing specification are used therein as terms of 1o description and not of limitation, and there is no intention, in the use of such terms and expressions, of excluding equivalents of the features shown and described or portions thereof, it being recognized that the scope of the invention is defined and limited only by the claims. is Throughout this specification and the claims which follow, unless the context requires otherwise, the word "comprise", and variations such as "comprises" and "comprising", will be understood to imply the inclusion of a stated integer or step or group of integers or steps but not the exclusion of any other integer or step or group of integers or steps. The reference in this specification to any prior publication (or information derived from it), or to any matter which is known, is not, and should not be taken as an acknowledgment or admission or any form of suggestion that that prior publication (or information derived from it) or known matter forms part of the common general knowledge in the field of endeavour to which this specification relates.

Claims (8)

The claims defining the invention are as follows:
1. A non-transitory computer-readable medium for storing instructions that, when executed, are configured to cause one or more processors to perform operations for decoding video, the operations comprising: receiving quantized coefficients corresponding to a block of video representing a plurality of pixels; descaling the quantized coefficients based on a quantization parameter, a coefficient index, and a transform size to generate descaled coefficients; modifying the descaled coefficients to generate modified descaled coefficients, the modifying including application of a variable based on the transform size; clipping the modified descaled coefficients to a predetermined bit depth to generate clipped coefficients; storing the clipped coefficients in a memory; and inverse transforming the clipped coefficients to output a decoded residue, wherein the inverse transforming comprises: one-dimension inverse transforming the clipped coefficients in a first direction to generate first direction inverse transformed coefficients; shifting the first direction inverse transformed coefficients right to generate first shifted inverse transformed coefficients having a bit depth less than the first direction inverse transformed coefficients; clipping the first shifted inverse transformed coefficients to the predetermined bit depth to generate second clipped coefficients; and one-dimension inverse transforming the second clipped coefficients in a second direction to determine the decoded residue.
2. The non-transitory computer-readable medium of claim 1, wherein shifting the first direction inverse transformed coefficients right comprises: selecting, from among multiple different quantities of bits by which to shift coefficients and based on a size of the block of video, a particular quantity of bits by which to shift the first direction inverse transformed coefficients; and shifting the first direction inverse transformed coefficients right by the particular quantity of bits.
3. The non-transitory computer-readable medium of claim 1 or 2, wherein the first direction is a horizontal direction.
4. The non-transitory computer-readable medium of claim 1 or 2, wherein the first direction is a vertical direction.
5. The non-transitory computer-readable medium of any one of claims 1 to 4, wherein the second direction is orthogonal to the first direction.
6. The non-transitory computer-readable medium of any one of claims 1 to 5, wherein shifting the first direction inverse transformed coefficients right to generate first shifted inverse transformed coefficients comprises: selecting, from among multiple different quantities of bits by which to shift coefficients, a particular quantity of bits by which to shift coefficients; and shifting the first direction inverse transformed coefficients right by the particular quantity of bits to generate first shifted inverse transformed coefficients.
7. The non-transitory computer-readable medium of claim 6, wherein selecting the particular quantity of bits by which to shift coefficients comprises: determining that the block of video is of a particular size; and selecting, from among multiple different quantities of bits by which to shift coefficients that each correspond to different sizes of blocks of video, a particular quantity of bits by which to shift coefficients that corresponds to the particular size of the block of video.
8. The non-transitory computer-readable medium of any one of claims 1 to 7, wherein shifting the first direction inverse transformed coefficients right comprises shifting the first direction inverse transformed coefficients right by an amount that is based on a transform precision extension parameter.
AU2023201244A 2011-01-18 2023-03-01 Video decoder with reduced dynamic range transform with inverse transform shifting memory Pending AU2023201244A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2023201244A AU2023201244A1 (en) 2011-01-18 2023-03-01 Video decoder with reduced dynamic range transform with inverse transform shifting memory

Applications Claiming Priority (9)

Application Number Priority Date Filing Date Title
US13/008,658 2011-01-18
US13/008,658 US9807395B2 (en) 2011-01-18 2011-01-18 Video decoder with reduced dynamic range transform with inverse transform shifting memory
PCT/JP2012/051480 WO2012099269A1 (en) 2011-01-18 2012-01-18 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2012207827A AU2012207827B2 (en) 2011-01-18 2012-01-18 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2016219700A AU2016219700B2 (en) 2011-01-18 2016-08-26 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2018233019A AU2018233019B2 (en) 2011-01-18 2018-09-21 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2020200449A AU2020200449B2 (en) 2011-01-18 2020-01-22 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2021203402A AU2021203402B2 (en) 2011-01-18 2021-05-25 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2023201244A AU2023201244A1 (en) 2011-01-18 2023-03-01 Video decoder with reduced dynamic range transform with inverse transform shifting memory

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
AU2021203402A Division AU2021203402B2 (en) 2011-01-18 2021-05-25 Video decoder with reduced dynamic range transform with inverse transform shifting memory

Publications (1)

Publication Number Publication Date
AU2023201244A1 true AU2023201244A1 (en) 2023-04-06

Family

ID=56878125

Family Applications (5)

Application Number Title Priority Date Filing Date
AU2016219700A Active AU2016219700B2 (en) 2011-01-18 2016-08-26 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2018233019A Active AU2018233019B2 (en) 2011-01-18 2018-09-21 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2020200449A Active AU2020200449B2 (en) 2011-01-18 2020-01-22 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2021203402A Active AU2021203402B2 (en) 2011-01-18 2021-05-25 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2023201244A Pending AU2023201244A1 (en) 2011-01-18 2023-03-01 Video decoder with reduced dynamic range transform with inverse transform shifting memory

Family Applications Before (4)

Application Number Title Priority Date Filing Date
AU2016219700A Active AU2016219700B2 (en) 2011-01-18 2016-08-26 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2018233019A Active AU2018233019B2 (en) 2011-01-18 2018-09-21 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2020200449A Active AU2020200449B2 (en) 2011-01-18 2020-01-22 Video decoder with reduced dynamic range transform with inverse transform shifting memory
AU2021203402A Active AU2021203402B2 (en) 2011-01-18 2021-05-25 Video decoder with reduced dynamic range transform with inverse transform shifting memory

Country Status (1)

Country Link
AU (5) AU2016219700B2 (en)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6882685B2 (en) * 2001-09-18 2005-04-19 Microsoft Corporation Block transform and quantization for image and video coding
US6975773B1 (en) * 2002-07-30 2005-12-13 Qualcomm, Incorporated Parameter selection in data compression and decompression
US7760950B2 (en) * 2002-09-26 2010-07-20 Ntt Docomo, Inc. Low complexity and unified transforms for video coding
US8849884B2 (en) * 2006-03-29 2014-09-30 Qualcom Incorporate Transform design with scaled and non-scaled interfaces
US8606023B2 (en) * 2006-06-26 2013-12-10 Qualcomm Incorporated Reduction of errors during computation of inverse discrete cosine transform

Also Published As

Publication number Publication date
AU2021203402A1 (en) 2021-06-24
AU2020200449B2 (en) 2021-02-25
AU2016219700A1 (en) 2016-09-15
AU2016219700B2 (en) 2018-06-28
AU2018233019A1 (en) 2018-10-11
AU2020200449A1 (en) 2020-02-13
AU2018233019B2 (en) 2019-12-19
AU2021203402B2 (en) 2022-12-08

Similar Documents

Publication Publication Date Title
US11431982B2 (en) Video decoder with reduced dynamic range transform with inverse transform shifting memory
US20120307889A1 (en) Video decoder with dynamic range adjustments
AU2012207827A1 (en) Video decoder with reduced dynamic range transform with inverse transform shifting memory
US20120183045A1 (en) Video decoder with reduced dynamic range transform including clipping
US20120230395A1 (en) Video decoder with reduced dynamic range transform with quantization matricies
AU2021203402B2 (en) Video decoder with reduced dynamic range transform with inverse transform shifting memory
US9854242B2 (en) Video decoder with reduced dynamic range transform with inverse transform clipping
US20120183044A1 (en) Video decoder with reduced dynamic range transform with memory storing
US20120183048A1 (en) Video decoder with reduced dynamic range transform with multiple clipping