AU2003289828A1 - Method for producing a sublithographic gate structure for field effect transistors, and for producing an associated field effect transistor, an associated inverter, and an associated inverter structure - Google Patents
Method for producing a sublithographic gate structure for field effect transistors, and for producing an associated field effect transistor, an associated inverter, and an associated inverter structureInfo
- Publication number
- AU2003289828A1 AU2003289828A1 AU2003289828A AU2003289828A AU2003289828A1 AU 2003289828 A1 AU2003289828 A1 AU 2003289828A1 AU 2003289828 A AU2003289828 A AU 2003289828A AU 2003289828 A AU2003289828 A AU 2003289828A AU 2003289828 A1 AU2003289828 A1 AU 2003289828A1
- Authority
- AU
- Australia
- Prior art keywords
- producing
- field effect
- inverter
- associated inverter
- effect transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
- H01L21/2815—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects part or whole of the electrode is a sidewall spacer or made by a similar technique, e.g. transformation under mask, plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
- H01L21/823425—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures manufacturing common source or drain regions between a plurality of conductor-insulator-semiconductor structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823468—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28114—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor characterised by the sectional shape, e.g. T, inverted-T
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10260234.4 | 2002-12-20 | ||
DE2002160234 DE10260234A1 (en) | 2002-12-20 | 2002-12-20 | Method for producing a sublithographic gate structure for field effect transistors, an associated field effect transistor, an associated inverter and an associated inverter structure |
PCT/DE2003/004046 WO2004057660A2 (en) | 2002-12-20 | 2003-12-09 | Method for producing a sublithographic gate structure for field effect transistors, and for producing an associated field effect transistor, an associated inverter, and an associated inverter structure |
Publications (2)
Publication Number | Publication Date |
---|---|
AU2003289828A1 true AU2003289828A1 (en) | 2004-07-14 |
AU2003289828A8 AU2003289828A8 (en) | 2004-07-14 |
Family
ID=32519238
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AU2003289828A Abandoned AU2003289828A1 (en) | 2002-12-20 | 2003-12-09 | Method for producing a sublithographic gate structure for field effect transistors, and for producing an associated field effect transistor, an associated inverter, and an associated inverter structure |
Country Status (4)
Country | Link |
---|---|
AU (1) | AU2003289828A1 (en) |
DE (1) | DE10260234A1 (en) |
TW (1) | TWI264071B (en) |
WO (1) | WO2004057660A2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070068087A1 (en) | 2005-09-26 | 2007-03-29 | Cabot Microelectronics Corporation | Metal cations for initiating polishing |
US7528065B2 (en) * | 2006-01-17 | 2009-05-05 | International Business Machines Corporation | Structure and method for MOSFET gate electrode landing pad |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4358340A (en) * | 1980-07-14 | 1982-11-09 | Texas Instruments Incorporated | Submicron patterning without using submicron lithographic technique |
US4419809A (en) * | 1981-12-30 | 1983-12-13 | International Business Machines Corporation | Fabrication process of sub-micrometer channel length MOSFETs |
JPS6066861A (en) * | 1983-09-22 | 1985-04-17 | Toshiba Corp | Manufacture of semiconductor device |
JPS60182171A (en) * | 1984-02-29 | 1985-09-17 | Oki Electric Ind Co Ltd | Manufacture of semiconductor device |
FR2718287B1 (en) * | 1994-03-31 | 1996-08-02 | Alain Straboni | Method for manufacturing an insulated gate field effect transistor, in particular of reduced channel length, and corresponding transistor. |
DE19536523A1 (en) * | 1995-09-29 | 1997-04-03 | Siemens Ag | Method of manufacturing a gate electrode |
US5817561A (en) * | 1996-09-30 | 1998-10-06 | Motorola, Inc. | Insulated gate semiconductor device and method of manufacture |
US5950091A (en) * | 1996-12-06 | 1999-09-07 | Advanced Micro Devices, Inc. | Method of making a polysilicon gate conductor of an integrated circuit formed as a sidewall spacer on a sacrificial material |
US6124174A (en) * | 1997-05-16 | 2000-09-26 | Advanced Micro Devices, Inc. | Spacer structure as transistor gate |
JP4527814B2 (en) * | 1997-06-11 | 2010-08-18 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
US6008087A (en) * | 1998-01-05 | 1999-12-28 | Texas Instruments - Acer Incorporated | Method to form high density NAND structure nonvolatile memories |
US6225201B1 (en) * | 1998-03-09 | 2001-05-01 | Advanced Micro Devices, Inc. | Ultra short transistor channel length dictated by the width of a sidewall spacer |
TW561530B (en) * | 2001-01-03 | 2003-11-11 | Macronix Int Co Ltd | Process for fabricating CMOS transistor of IC devices employing double spacers for preventing short-channel effect |
-
2002
- 2002-12-20 DE DE2002160234 patent/DE10260234A1/en not_active Withdrawn
-
2003
- 2003-12-09 AU AU2003289828A patent/AU2003289828A1/en not_active Abandoned
- 2003-12-09 WO PCT/DE2003/004046 patent/WO2004057660A2/en not_active Application Discontinuation
- 2003-12-10 TW TW92134941A patent/TWI264071B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
WO2004057660A2 (en) | 2004-07-08 |
WO2004057660A3 (en) | 2005-03-31 |
AU2003289828A8 (en) | 2004-07-14 |
DE10260234A1 (en) | 2004-07-15 |
TWI264071B (en) | 2006-10-11 |
TW200416900A (en) | 2004-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2003282848A1 (en) | Double and triple gate mosfet devices and methods for making same | |
EP1543546B8 (en) | Process for fabricating an isolated field effect transistor in an epi-less substrate | |
GB2420017B (en) | Thin-film transistor substrate, and its production method | |
AU2003243002A1 (en) | Organic semiconductor element, production method therefor and organic semiconductor device | |
AU2003207185A1 (en) | Organic semiconductor structure, process for producing the same, and organic semiconductor device | |
AU2003220243A1 (en) | Gate dielectric and method therefor | |
SG123567A1 (en) | Multiple-gate transistor structure and method for fabricating | |
AU2003303885A1 (en) | Semiconductor substrate, field-effect transistor, and their production methods | |
AU2003291641A1 (en) | Double gate semiconductor device having separate gates | |
AU2003275533A1 (en) | Electric circuit, thin film transistor, method for manufacturing electric circuit and method for manufacturing thin film transistor | |
AU2003217294A1 (en) | Method of forming a vertical double gate semiconductor device and structure thereof | |
AU2003242012A1 (en) | Semiconductor device and method for fabricating the same | |
AU2003230394A1 (en) | Gate oxide process methods for high performance mos transistors by reducing remote scattering | |
AU2003231821A1 (en) | A method for making a semiconductor device having a high-k gate dielectric | |
AU2003261916A1 (en) | Silsesquioxane derivative and process for producing the same | |
AU2003239560A1 (en) | Microwave field effect transistor structure | |
AU2002359934A1 (en) | Organic thin-film transistor and manufacturing method thereof | |
AU2002329098A1 (en) | An etchant for a wiring, a method for manufacturing the wiring using the etchant, a thin film transistor array panel including the wiring, and a method for manufacturing the same | |
AU2003293923A1 (en) | Fin field effect transistor memory cell, fin field effect transistor memory cell arrangement, and method for the production of a fin field effect transistor memory cell | |
AU2003207387A1 (en) | Organic semiconductor device and method for manufacturing the same | |
AU2002354162A1 (en) | Lateral junctiion field-effect transistor and its manufacturing method | |
AU2003264483A1 (en) | Lateral short-channel dmos, method for manufacturing same and semiconductor device | |
AU2003297348A1 (en) | Method of fabricating organic field effect transistors | |
AU2002354318A1 (en) | Method for producing semiconductor substrate and method for fabricating field effect transistor and semiconductor substrate and field effect transistor | |
AU2003281009A1 (en) | Organic semiconductor device and method for manufacturing same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MK6 | Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase |