AU2001286556A1 - Synchronized write data on a high speed memory bus - Google Patents

Synchronized write data on a high speed memory bus

Info

Publication number
AU2001286556A1
AU2001286556A1 AU2001286556A AU8655601A AU2001286556A1 AU 2001286556 A1 AU2001286556 A1 AU 2001286556A1 AU 2001286556 A AU2001286556 A AU 2001286556A AU 8655601 A AU8655601 A AU 8655601A AU 2001286556 A1 AU2001286556 A1 AU 2001286556A1
Authority
AU
Australia
Prior art keywords
high speed
write data
memory bus
speed memory
synchronized write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001286556A
Inventor
Brian Johnson
Brent Keeth
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of AU2001286556A1 publication Critical patent/AU2001286556A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4076—Timing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/22—Safety or protection circuits preventing unauthorised or accidental access to memory cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/24—Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/20—Address safety or protection circuits, i.e. arrangements for preventing unauthorized or accidental access
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/4078—Safety or protection circuits, e.g. for preventing inadvertent or unauthorised reading or writing; Status cells; Test cells

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Memory System (AREA)
AU2001286556A 2000-08-21 2001-08-21 Synchronized write data on a high speed memory bus Abandoned AU2001286556A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/641,516 2000-08-21
US09/641,516 US6807613B1 (en) 2000-08-21 2000-08-21 Synchronized write data on a high speed memory bus
PCT/US2001/025957 WO2002017323A2 (en) 2000-08-21 2001-08-21 Synchronized write data on a high speed memory bus

Publications (1)

Publication Number Publication Date
AU2001286556A1 true AU2001286556A1 (en) 2002-03-04

Family

ID=24572710

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001286556A Abandoned AU2001286556A1 (en) 2000-08-21 2001-08-21 Synchronized write data on a high speed memory bus

Country Status (7)

Country Link
US (1) US6807613B1 (en)
EP (1) EP1312092A2 (en)
JP (2) JP5189238B2 (en)
KR (1) KR100801177B1 (en)
CN (1) CN1291416C (en)
AU (1) AU2001286556A1 (en)
WO (1) WO2002017323A2 (en)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW530207B (en) * 2000-09-05 2003-05-01 Samsung Electronics Co Ltd Semiconductor memory device having altered clock frequency for address and/or command signals, and memory module and system having the same
US6675272B2 (en) 2001-04-24 2004-01-06 Rambus Inc. Method and apparatus for coordinating memory operations among diversely-located memory components
JP4159415B2 (en) 2002-08-23 2008-10-01 エルピーダメモリ株式会社 Memory module and memory system
KR100626375B1 (en) 2003-07-21 2006-09-20 삼성전자주식회사 Semiconductor memory device and module for high frequency operation
US7178048B2 (en) * 2003-12-23 2007-02-13 Hewlett-Packard Development Company, L.P. System and method for signal synchronization based on plural clock signals
US7336547B2 (en) * 2004-02-27 2008-02-26 Micron Technology, Inc. Memory device having conditioning output data
US7126874B2 (en) * 2004-08-31 2006-10-24 Micron Technology, Inc. Memory system and method for strobing data, command and address signals
US7301831B2 (en) * 2004-09-15 2007-11-27 Rambus Inc. Memory systems with variable delays for write data signals
DE102005019041B4 (en) * 2005-04-23 2009-04-16 Qimonda Ag Semiconductor memory and method for adjusting the phase relationship between a clock signal and strobe signal in the acquisition of transferable write data
CN100430868C (en) * 2005-12-26 2008-11-05 威盛电子股份有限公司 Data buffer system and rending method of data buffer device
US7501854B2 (en) * 2006-12-07 2009-03-10 International Business Machines Corporation True/complement generator having relaxed setup time via self-resetting circuitry
US7688652B2 (en) * 2007-07-18 2010-03-30 Mosaid Technologies Incorporated Storage of data in memory via packet strobing
JP5106942B2 (en) * 2007-07-31 2012-12-26 ルネサスエレクトロニクス株式会社 Memory read control circuit
US8489912B2 (en) * 2009-09-09 2013-07-16 Ati Technologies Ulc Command protocol for adjustment of write timing delay
US8270235B2 (en) * 2010-06-04 2012-09-18 Xilinx, Inc. Dynamic detection of a strobe signal within an integrated circuit
CN101923524B (en) * 2010-08-04 2012-08-22 苏州国芯科技有限公司 Memory interface method based on CLB (Central Logic Bus) bus
US8825967B2 (en) 2011-12-08 2014-09-02 Conversant Intellectual Property Management Inc. Independent write and read control in serially-connected devices
US10224072B2 (en) * 2017-05-26 2019-03-05 Micron Technology, Inc. Error detection code hold pattern synchronization
KR20180132381A (en) * 2017-06-02 2018-12-12 에스케이하이닉스 주식회사 Semiconductor device and method of operating the same
WO2020176448A1 (en) 2019-02-27 2020-09-03 Rambus Inc. Low power memory with on-demand bandwidth boost
CN111221769B (en) * 2019-12-28 2023-08-29 江苏科大亨芯半导体技术有限公司 Single-wire read-write communication method
CN115617732B (en) * 2022-11-14 2023-03-31 南京芯驰半导体科技有限公司 APB bus structure, system on chip, vehicle and access method

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03224197A (en) 1990-01-30 1991-10-03 Toshiba Corp Multiport ram and information processor
JP2551338B2 (en) * 1993-07-23 1996-11-06 日本電気株式会社 Information processing device
US5717954A (en) * 1995-10-13 1998-02-10 Compaq Computer Corporation Locked exchange FIFO
US5748914A (en) * 1995-10-19 1998-05-05 Rambus, Inc. Protocol for communication with dynamic memory
JP3612634B2 (en) * 1996-07-09 2005-01-19 富士通株式会社 Input buffer circuit, integrated circuit device, semiconductor memory device, and integrated circuit system corresponding to high-speed clock signal
US6115318A (en) * 1996-12-03 2000-09-05 Micron Technology, Inc. Clock vernier adjustment
KR100232896B1 (en) * 1996-12-31 1999-12-01 김영환 Low power semiconductor memory device
JP3695902B2 (en) 1997-06-24 2005-09-14 富士通株式会社 Semiconductor memory device
WO1999000734A1 (en) * 1997-06-27 1999-01-07 Hitachi, Ltd. Memory module and data processing system
JPH1155084A (en) 1997-07-29 1999-02-26 Matsushita Electric Works Ltd Output delay circuit
KR100274602B1 (en) * 1997-11-20 2000-12-15 윤종용 Synchronous memory device
JP2959542B2 (en) * 1997-11-28 1999-10-06 日本電気株式会社 Semiconductor device
US6003118A (en) * 1997-12-16 1999-12-14 Acer Laboratories Inc. Method and apparatus for synchronizing clock distribution of a data processing system
US6292428B1 (en) * 1998-02-03 2001-09-18 Fujitsu Limited Semiconductor device reconciling different timing signals
JP4075140B2 (en) * 1998-06-25 2008-04-16 富士通株式会社 Electronic device and semiconductor memory device
JP2000163969A (en) * 1998-09-16 2000-06-16 Fujitsu Ltd Semiconductor storage
JP3708729B2 (en) 1998-11-18 2005-10-19 富士通株式会社 Semiconductor memory device
JP3746161B2 (en) * 1998-11-19 2006-02-15 富士通株式会社 Semiconductor device
JP2000163308A (en) * 1998-11-25 2000-06-16 Melco Inc Memory device
KR100311042B1 (en) * 1999-06-26 2001-11-02 윤종용 Memory device of programmable write cycle and data write method using the same
JP4216415B2 (en) * 1999-08-31 2009-01-28 株式会社ルネサステクノロジ Semiconductor device
US7107476B2 (en) * 2001-11-21 2006-09-12 Hynix Semiconductor Inc. Memory system using non-distributed command/address clock signals
JP2003228511A (en) * 2002-02-04 2003-08-15 Elpida Memory Inc Data writing method and memory system
KR100496857B1 (en) * 2002-05-17 2005-06-22 삼성전자주식회사 Semiconductor memory device having external data load signal and serial-to-parallel data prefetch method thereof

Also Published As

Publication number Publication date
WO2002017323A2 (en) 2002-02-28
JP2004507032A (en) 2004-03-04
KR20030028812A (en) 2003-04-10
US6807613B1 (en) 2004-10-19
CN1291416C (en) 2006-12-20
JP5189238B2 (en) 2013-04-24
KR100801177B1 (en) 2008-02-05
CN1447973A (en) 2003-10-08
EP1312092A2 (en) 2003-05-21
WO2002017323A3 (en) 2003-01-30
JP5364191B2 (en) 2013-12-11
JP2013030264A (en) 2013-02-07

Similar Documents

Publication Publication Date Title
AU2001286556A1 (en) Synchronized write data on a high speed memory bus
AU2001283122A1 (en) Data storage system
AU7623800A (en) Method for manufacturing a data storage card
AU2001237561A1 (en) Data access
AU4328000A (en) Techniques for performing a data query in a computer system
AU1730801A (en) Device for reproducing data
AU7344800A (en) Multi-tier data storage system
AU2111001A (en) Streaming metatree data structure for indexing information in a data base
AU7622300A (en) An arbitration protocol for a shared data cache
AU2880100A (en) Data storage media
AU2001257025A1 (en) Device for electronic data storage
AU2026999A (en) Data transferring in source-synchronous and common clock protocols
AU2001247472A1 (en) Distributing synchronized clock signals in a multiple bus environment
AU2002361603A1 (en) Transferring data using direct memory access
AU2002345380A1 (en) Memory module having a path for transmitting high-speed data and a path for transmitting low-speed data and memory system having the memory module
AU2002220935A1 (en) A data processing system
AU1515000A (en) A method for writing data into data storage units
EP1160693A3 (en) Review data retrieval system
EP1346364B8 (en) Data processing device with a write once memory (wom)
AU7851600A (en) System for receiving an isochronous data stream at a computer using a main memory buffer
AU2002217924A1 (en) Scheduler for a data memory access having multiple channels
AU2002221321A1 (en) Data storage
AUPQ866000A0 (en) A secure data storage device
AU2001262236A1 (en) Data carrier comprising an optical memory
AU3579801A (en) A data interface system