AU2001270055A1 - High-speed low-power semiconductor memory architecture - Google Patents

High-speed low-power semiconductor memory architecture

Info

Publication number
AU2001270055A1
AU2001270055A1 AU2001270055A AU7005501A AU2001270055A1 AU 2001270055 A1 AU2001270055 A1 AU 2001270055A1 AU 2001270055 A AU2001270055 A AU 2001270055A AU 7005501 A AU7005501 A AU 7005501A AU 2001270055 A1 AU2001270055 A1 AU 2001270055A1
Authority
AU
Australia
Prior art keywords
semiconductor memory
power semiconductor
memory architecture
speed low
speed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001270055A
Inventor
Suren A. Alexanian
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mosaic Systems Inc
Original Assignee
Mosaic Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mosaic Systems Inc filed Critical Mosaic Systems Inc
Publication of AU2001270055A1 publication Critical patent/AU2001270055A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/18Bit line organisation; Bit line lay-out
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/02Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/025Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/12Group selection circuits, e.g. for memory block selection, chip selection, array selection

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
AU2001270055A 2000-07-05 2001-06-22 High-speed low-power semiconductor memory architecture Abandoned AU2001270055A1 (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US21578100P 2000-07-05 2000-07-05
US60215781 2000-07-05
US09872766 2001-06-01
US09/872,766 US6567290B2 (en) 2000-07-05 2001-06-01 High-speed low-power semiconductor memory architecture
PCT/US2001/019896 WO2002003459A2 (en) 2000-07-05 2001-06-22 High-speed low-power semiconductor memory architecture

Publications (1)

Publication Number Publication Date
AU2001270055A1 true AU2001270055A1 (en) 2002-01-14

Family

ID=26910383

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001270055A Abandoned AU2001270055A1 (en) 2000-07-05 2001-06-22 High-speed low-power semiconductor memory architecture

Country Status (7)

Country Link
US (3) US6567290B2 (en)
EP (1) EP1303877A2 (en)
JP (1) JP2004503042A (en)
KR (1) KR20030021242A (en)
CN (1) CN1465095A (en)
AU (1) AU2001270055A1 (en)
WO (1) WO2002003459A2 (en)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6567290B2 (en) * 2000-07-05 2003-05-20 Mosaic Systems, Inc. High-speed low-power semiconductor memory architecture
US6675319B2 (en) * 2000-12-27 2004-01-06 Han-Ping Chen Memory access and data control
US6804809B1 (en) * 2002-10-30 2004-10-12 Polarfab, Llc System and method for defining a semiconductor device layout
JP2005339674A (en) * 2004-05-27 2005-12-08 Hitachi Ltd Semiconductor storage device
JP4421957B2 (en) * 2004-06-29 2010-02-24 日本電気株式会社 3D semiconductor device
JP4534132B2 (en) * 2004-06-29 2010-09-01 エルピーダメモリ株式会社 Stacked semiconductor memory device
JP4721776B2 (en) * 2004-07-13 2011-07-13 ルネサスエレクトロニクス株式会社 Semiconductor memory device
US7088638B1 (en) 2005-02-09 2006-08-08 International Business Machines Corporation Global and local read control synchronization method and system for a memory array configured with multiple memory subarrays
KR101399549B1 (en) 2007-09-04 2014-05-28 삼성전자주식회사 Semiconductor memory devices and block management method thereof
US8397011B2 (en) * 2007-10-05 2013-03-12 Joseph Ashwood Scalable mass data storage device
US8230176B2 (en) * 2009-06-26 2012-07-24 International Business Machines Corporation Reconfigurable cache
US8995161B2 (en) * 2011-06-10 2015-03-31 Micron Technology, Inc. Apparatus and methods to perform read-while write (RWW) operations
US9128289B2 (en) * 2012-12-28 2015-09-08 Pixtronix, Inc. Display apparatus incorporating high-aspect ratio electrical interconnects
CN103885727B (en) * 2014-04-02 2017-04-19 清华大学 Real-time transposition processing method and system for synthetic aperture radar
KR101905246B1 (en) * 2014-09-30 2018-10-05 주식회사 엘지화학 Manufacturing method of lithium secondary battery
US10082541B2 (en) * 2015-06-11 2018-09-25 Altera Corporation Mixed redundancy scheme for inter-die interconnects in a multichip package
US10998291B2 (en) * 2018-05-07 2021-05-04 Micron Technology, Inc. Channel routing for memory devices

Family Cites Families (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1218406A (en) 1968-07-04 1971-01-06 Ibm An electronic data processing system
US3633175A (en) 1969-05-15 1972-01-04 Honeywell Inc Defect-tolerant digital memory system
US3753244A (en) 1971-08-18 1973-08-14 Ibm Yield enhancement redundancy technique
US3781826A (en) 1971-11-15 1973-12-25 Ibm Monolithic memory utilizing defective storage cells
US3753242A (en) 1971-12-16 1973-08-14 Honeywell Inf Systems Memory overlay system
US3755791A (en) 1972-06-01 1973-08-28 Ibm Memory system with temporary or permanent substitution of cells for defective cells
US3803560A (en) 1973-01-03 1974-04-09 Honeywell Inf Systems Technique for detecting memory failures and to provide for automatically for reconfiguration of the memory modules of a memory system
US3821715A (en) 1973-01-22 1974-06-28 Intel Corp Memory system for a multi chip digital computer
GB1461245A (en) 1973-01-28 1977-01-13 Hawker Siddeley Dynamics Ltd Reliability of random access memory systems
JPS58222562A (en) * 1982-06-19 1983-12-24 Mitsubishi Electric Corp Semiconductor memory device
JP2514365B2 (en) * 1987-06-16 1996-07-10 三菱電機株式会社 Address block address decoding device
DE3881883T2 (en) * 1988-08-30 1993-12-23 Ibm Digital filter for a sigma-delta decoder.
US5452231A (en) * 1988-10-05 1995-09-19 Quickturn Design Systems, Inc. Hierarchically connected reconfigurable logic assembly
EP0437491B1 (en) * 1988-10-05 1995-12-13 Quickturn Systems Inc Method of using electronically reconfigurable gate array logic and apparatus formed thereby
JPH03503812A (en) * 1988-12-24 1991-08-22 アルカテル・エヌ・ブイ Asynchronous timing circuit for 2D coordinate memory
US5170375A (en) * 1989-04-21 1992-12-08 Siemens Aktiengesellschaft Hierarchically constructed memory having static memory cells
AU644141B2 (en) * 1990-01-05 1993-12-02 Maspar Computer Corporation A method of controlling a router circuit
US5208491A (en) * 1992-01-07 1993-05-04 Washington Research Foundation Field programmable gate array
US5452239A (en) * 1993-01-29 1995-09-19 Quickturn Design Systems, Inc. Method of removing gated clocks from the clock nets of a netlist for timing sensitive implementation of the netlist in a hardware emulation system
US5864165A (en) * 1994-11-02 1999-01-26 Lsi Logic Corporation Triangular semiconductor NAND gate
US5973376A (en) * 1994-11-02 1999-10-26 Lsi Logic Corporation Architecture having diamond shaped or parallelogram shaped cells
JP3235390B2 (en) * 1995-02-03 2001-12-04 株式会社日立製作所 Precipitation strengthened austenitic steel single crystal and its use
US5594363A (en) * 1995-04-07 1997-01-14 Zycad Corporation Logic cell and routing architecture in a field programmable gate array
US5712579A (en) * 1995-10-16 1998-01-27 Xilinx, Inc. Deskewed clock distribution network with edge clock
US5742181A (en) * 1996-06-04 1998-04-21 Hewlett-Packard Co. FPGA with hierarchical interconnect structure and hyperlinks
US6006024A (en) * 1996-11-01 1999-12-21 Motorola, Inc. Method of routing an integrated circuit
US5987086A (en) * 1996-11-01 1999-11-16 Motorola Inc. Automatic layout standard cell routing
US5984510A (en) * 1996-11-01 1999-11-16 Motorola Inc. Automatic synthesis of standard cell layouts
DE19740695C2 (en) 1997-09-16 2002-11-21 Infineon Technologies Ag Multi-level hierarchy data storage
US6545505B1 (en) * 1997-09-30 2003-04-08 Cypress Semiconductor Corporation Hybrid routing architecture for high density complex programmable logic devices
US5966027A (en) * 1997-09-30 1999-10-12 Cypress Semiconductor Corp. Symmetric logic block input/output scheme
US6242767B1 (en) * 1997-11-10 2001-06-05 Lightspeed Semiconductor Corp. Asic routing architecture
US6038627A (en) * 1998-03-16 2000-03-14 Actel Corporation SRAM bus architecture and interconnect to an FPGA
US6407576B1 (en) * 1999-03-04 2002-06-18 Altera Corporation Interconnection and input/output resources for programmable logic integrated circuit devices
US6486702B1 (en) * 1999-07-02 2002-11-26 Altera Corporation Embedded memory blocks for programmable logic
US6294926B1 (en) * 1999-07-16 2001-09-25 Philips Electronics North America Corporation Very fine-grain field programmable gate array architecture and circuitry
US6285212B1 (en) * 2000-03-06 2001-09-04 Actel Corporation Block connector splitting in logic block of a field programmable gate array
US6467074B1 (en) * 2000-03-21 2002-10-15 Ammocore Technology, Inc. Integrated circuit architecture with standard blocks
US6567290B2 (en) * 2000-07-05 2003-05-20 Mosaic Systems, Inc. High-speed low-power semiconductor memory architecture
US6613611B1 (en) * 2000-12-22 2003-09-02 Lightspeed Semiconductor Corporation ASIC routing architecture with variable number of custom masks
US6885043B2 (en) * 2002-01-18 2005-04-26 Lightspeed Semiconductor Corporation ASIC routing architecture

Also Published As

Publication number Publication date
KR20030021242A (en) 2003-03-12
EP1303877A2 (en) 2003-04-23
JP2004503042A (en) 2004-01-29
WO2002003459A2 (en) 2002-01-10
US20050041513A1 (en) 2005-02-24
CN1465095A (en) 2003-12-31
US6809947B2 (en) 2004-10-26
WO2002003459A3 (en) 2002-05-30
US7020001B2 (en) 2006-03-28
US20020012262A1 (en) 2002-01-31
US20030161203A1 (en) 2003-08-28
US6567290B2 (en) 2003-05-20

Similar Documents

Publication Publication Date Title
AU2001236820A1 (en) Semiconductor structure
EP1282133A4 (en) Semiconductor memory
AUPR174800A0 (en) Semiconductor processing
AUPQ873400A0 (en) Improved gaming chip
EP1288955A3 (en) Semiconductor memory device
AU2002216217A1 (en) Semiconductor package
AU2000224587A1 (en) Semiconductor device
AU2001236028A1 (en) Semiconductor device
AU2001251333A1 (en) Integrated reactor
AU2319600A (en) Semiconductor device
AU2001270055A1 (en) High-speed low-power semiconductor memory architecture
EP1220450B8 (en) Semiconductor integrated circuit
AU2002324462A1 (en) Tmart memory
AU2001295793A1 (en) Pluripotential stem cells
AU2001246878A1 (en) Semiconductor photodetector
AU2001293593A1 (en) Power saving circuitry
AU2001236025A1 (en) Semiconductor laser device
AU2001250966A1 (en) Pluripotential stem cells
AU2001245894A1 (en) Storage efficient minimization logic
AU2001276732A1 (en) Memory access controller
AU2001243631A1 (en) Quantum magnetic memory
AU2000274531A1 (en) Semiconductor device
AU2001294010A1 (en) Stem cells
AU2003293828A1 (en) Architecture for high-speed magnetic memories
AU2002227520A1 (en) Improved semiconductor laser