ATE88028T1 - Verfahren und geraet zur digitalen logischen synchronismusueberwachung. - Google Patents

Verfahren und geraet zur digitalen logischen synchronismusueberwachung.

Info

Publication number
ATE88028T1
ATE88028T1 AT88901357T AT88901357T ATE88028T1 AT E88028 T1 ATE88028 T1 AT E88028T1 AT 88901357 T AT88901357 T AT 88901357T AT 88901357 T AT88901357 T AT 88901357T AT E88028 T1 ATE88028 T1 AT E88028T1
Authority
AT
Austria
Prior art keywords
synchronism
logic
logic elements
digital logical
operate
Prior art date
Application number
AT88901357T
Other languages
English (en)
Inventor
Jeffrey L Williams
Original Assignee
Stratus Computer Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Stratus Computer Inc filed Critical Stratus Computer Inc
Application granted granted Critical
Publication of ATE88028T1 publication Critical patent/ATE88028T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)
  • Selective Calling Equipment (AREA)
AT88901357T 1987-01-16 1988-01-14 Verfahren und geraet zur digitalen logischen synchronismusueberwachung. ATE88028T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US07/003,732 US5020024A (en) 1987-01-16 1987-01-16 Method and apparatus for detecting selected absence of digital logic synchronism
EP88901357A EP0349539B1 (de) 1987-01-16 1988-01-14 Verfahren und gerät zur digitalen logischen synchronismusüberwachung
PCT/US1988/000066 WO1988005572A2 (en) 1987-01-16 1988-01-14 Method and apparatus for digital logic synchronism monitoring

Publications (1)

Publication Number Publication Date
ATE88028T1 true ATE88028T1 (de) 1993-04-15

Family

ID=21707315

Family Applications (1)

Application Number Title Priority Date Filing Date
AT88901357T ATE88028T1 (de) 1987-01-16 1988-01-14 Verfahren und geraet zur digitalen logischen synchronismusueberwachung.

Country Status (7)

Country Link
US (1) US5020024A (de)
EP (1) EP0349539B1 (de)
JP (1) JP2573508B2 (de)
AT (1) ATE88028T1 (de)
AU (1) AU614277B2 (de)
DE (1) DE3880132T2 (de)
WO (1) WO1988005572A2 (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5434998A (en) * 1988-04-13 1995-07-18 Yokogawa Electric Corporation Dual computer system
US5220668A (en) * 1990-09-21 1993-06-15 Stratus Computer, Inc. Digital data processor with maintenance and diagnostic system
US5257383A (en) * 1991-08-12 1993-10-26 Stratus Computer, Inc. Programmable interrupt priority encoder method and apparatus
US5379381A (en) * 1991-08-12 1995-01-03 Stratus Computer, Inc. System using separate transfer circuits for performing different transfer operations respectively and scanning I/O devices status upon absence of both operations
US5471488A (en) * 1994-04-05 1995-11-28 International Business Machines Corporation Clock fault detection circuit
US5630056A (en) * 1994-09-20 1997-05-13 Stratus Computer, Inc. Digital data processing methods and apparatus for fault detection and fault tolerance
US5604754A (en) * 1995-02-27 1997-02-18 International Business Machines Corporation Validating the synchronization of lock step operated circuits
US5692121A (en) * 1995-04-14 1997-11-25 International Business Machines Corporation Recovery unit for mirrored processors
US6141769A (en) 1996-05-16 2000-10-31 Resilience Corporation Triple modular redundant computer system and associated method
US6553519B1 (en) * 1998-01-23 2003-04-22 Alcatel Internetworking (Pe), Inc. Method for detecting signal transfer errors in near real time in a digital system
US6687851B1 (en) 2000-04-13 2004-02-03 Stratus Technologies Bermuda Ltd. Method and system for upgrading fault-tolerant systems
US6820213B1 (en) 2000-04-13 2004-11-16 Stratus Technologies Bermuda, Ltd. Fault-tolerant computer system with voter delay buffer
US6691225B1 (en) 2000-04-14 2004-02-10 Stratus Technologies Bermuda Ltd. Method and apparatus for deterministically booting a computer system having redundant components
US6862689B2 (en) 2001-04-12 2005-03-01 Stratus Technologies Bermuda Ltd. Method and apparatus for managing session information
US6718474B1 (en) 2000-09-21 2004-04-06 Stratus Technologies Bermuda Ltd. Methods and apparatus for clock management based on environmental conditions
US6766413B2 (en) 2001-03-01 2004-07-20 Stratus Technologies Bermuda Ltd. Systems and methods for caching with file-level granularity
US6874102B2 (en) * 2001-03-05 2005-03-29 Stratus Technologies Bermuda Ltd. Coordinated recalibration of high bandwidth memories in a multiprocessor computer
US7065672B2 (en) * 2001-03-28 2006-06-20 Stratus Technologies Bermuda Ltd. Apparatus and methods for fault-tolerant computing using a switching fabric
US6928583B2 (en) * 2001-04-11 2005-08-09 Stratus Technologies Bermuda Ltd. Apparatus and method for two computing elements in a fault-tolerant server to execute instructions in lockstep
JP3982353B2 (ja) * 2002-07-12 2007-09-26 日本電気株式会社 フォルトトレラントコンピュータ装置、その再同期化方法及び再同期化プログラム
JP2004046599A (ja) * 2002-07-12 2004-02-12 Nec Corp フォルトトレラントコンピュータ装置、その再同期化方法及び再同期化プログラム
US20060222125A1 (en) * 2005-03-31 2006-10-05 Edwards John W Jr Systems and methods for maintaining synchronicity during signal transmission
US20060222126A1 (en) * 2005-03-31 2006-10-05 Stratus Technologies Bermuda Ltd. Systems and methods for maintaining synchronicity during signal transmission
CN103997327B (zh) 2014-05-19 2017-06-06 华为技术有限公司 一种驱动信号的丢波检测电路及开关管驱动电路
EP3218826A4 (de) 2014-11-13 2018-04-11 Virtual Software Systems, Inc. System für host-übergreifende multithread-sitzungsausrichtung

Family Cites Families (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3665173A (en) * 1968-09-03 1972-05-23 Ibm Triple modular redundancy/sparing
US3864670A (en) * 1970-09-30 1975-02-04 Yokogawa Electric Works Ltd Dual computer system with signal exchange system
DE2636352C3 (de) * 1976-08-12 1979-12-20 Kraftwerk Union Ag, 4330 Muelheim Schutzsystem für einen Kernreaktor
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4099234A (en) * 1976-11-15 1978-07-04 Honeywell Information Systems Inc. Input/output processing system utilizing locked processors
US4358823A (en) * 1977-03-25 1982-11-09 Trw, Inc. Double redundant processor
GB2019622B (en) * 1978-04-14 1982-04-07 Lucas Industries Ltd Digital computing apparatus
US4428044A (en) * 1979-09-20 1984-01-24 Bell Telephone Laboratories, Incorporated Peripheral unit controller
US4323966A (en) * 1980-02-05 1982-04-06 The Bendix Corporation Operations controller for a fault-tolerant multiple computer system
US4330826A (en) * 1980-02-05 1982-05-18 The Bendix Corporation Synchronizer and synchronization system for a multiple computer system
US4322580A (en) * 1980-09-02 1982-03-30 Gte Automatic Electric Labs Inc. Clock selection circuit
US4503490A (en) * 1981-06-10 1985-03-05 At&T Bell Laboratories Distributed timing system
FR2513409A1 (fr) * 1981-09-22 1983-03-25 Alsthom Cgee Procede de synchronisation de deux microprocesseurs
JPH0812621B2 (ja) * 1981-10-01 1996-02-07 ストレイタス・コンピュータ・インコーポレイテッド 情報転送方法及び装置
US4926315A (en) * 1981-10-01 1990-05-15 Stratus Computer, Inc. Digital data processor with fault tolerant peripheral bus communications
US4920540A (en) * 1987-02-25 1990-04-24 Stratus Computer, Inc. Fault-tolerant digital timing apparatus and method
US4486826A (en) * 1981-10-01 1984-12-04 Stratus Computer, Inc. Computer peripheral control apparatus
US4597084A (en) * 1981-10-01 1986-06-24 Stratus Computer, Inc. Computer memory apparatus
US4449182A (en) * 1981-10-05 1984-05-15 Digital Equipment Corporation Interface between a pair of processors, such as host and peripheral-controlling processors in data processing systems
JPS58201154A (ja) * 1982-05-19 1983-11-22 Nissan Motor Co Ltd アンチスキッド制御装置用マイクロコンピュータのモード監視制御装置
DE3317642A1 (de) * 1982-05-21 1983-11-24 International Computers Ltd., London Datenverarbeitungseinrichtung
US4503535A (en) * 1982-06-30 1985-03-05 Intel Corporation Apparatus for recovery from failures in a multiprocessing system
US4644498A (en) * 1983-04-04 1987-02-17 General Electric Company Fault-tolerant real time clock
US4574348A (en) * 1983-06-01 1986-03-04 The Boeing Company High speed digital signal processor architecture
US4580243A (en) * 1983-09-14 1986-04-01 Gte Automatic Electric Incorporated Circuit for duplex synchronization of asynchronous signals
SE441709B (sv) * 1984-03-26 1985-10-28 Ellemtel Utvecklings Ab Anordning for att astadkomma parallellsynkron drift av en forsta och en andra my-processor
FR2570905B1 (fr) * 1984-05-23 1987-01-09 Cit Alcatel Procede de transmission synchrone de donnees et dispositif pour sa mise en oeuvre
US4589066A (en) * 1984-05-31 1986-05-13 General Electric Company Fault tolerant, frame synchronization for multiple processor systems
US4695975A (en) * 1984-10-23 1987-09-22 Profit Technology, Inc. Multi-image communications system
US4709347A (en) * 1984-12-17 1987-11-24 Honeywell Inc. Method and apparatus for synchronizing the timing subsystems of the physical modules of a local area network
US4653054A (en) * 1985-04-12 1987-03-24 Itt Corporation Redundant clock combiner
US4672613A (en) * 1985-11-01 1987-06-09 Cipher Data Products, Inc. System for transferring digital data between a host device and a recording medium
US4703421A (en) * 1986-01-03 1987-10-27 Gte Communication Systems Corporation Ready line synchronization circuit for use in a duplicated computer system
US4736377A (en) * 1986-02-11 1988-04-05 Bradley Telcom Corp. Method for determining reliability of high speed digital transmission by use of a synchronized low speed side channel
US4809169A (en) * 1986-04-23 1989-02-28 Advanced Micro Devices, Inc. Parallel, multiple coprocessor computer architecture having plural execution modes
US4827409A (en) * 1986-07-24 1989-05-02 Digital Equipment Corporation High speed interconnect unit for digital data processing system
US4800564A (en) * 1986-09-29 1989-01-24 International Business Machines Corporation High performance clock system error detection and fault isolation

Also Published As

Publication number Publication date
DE3880132D1 (de) 1993-05-13
JP2573508B2 (ja) 1997-01-22
AU614277B2 (en) 1991-08-29
JPH02502315A (ja) 1990-07-26
DE3880132T2 (de) 1993-08-26
WO1988005572A2 (en) 1988-07-28
WO1988005572A3 (en) 1988-08-11
AU1188288A (en) 1988-08-10
EP0349539B1 (de) 1993-04-07
US5020024A (en) 1991-05-28
EP0349539A1 (de) 1990-01-10

Similar Documents

Publication Publication Date Title
DE3880132D1 (de) Verfahren und geraet zur digitalen logischen synchronismusueberwachung.
ATE112118T1 (de) Verfahren zum vernetzen von rechnern und/oder rechnernetzen sowie vernetzungssystem.
KR910010935A (ko) 에지 천이에 영향을 받지 않는 지연라인 시스템 및 방법
DE68927178D1 (de) Energiesparendes verfahren und vorrichtung für einen teil eines taktgebundenen nachrichtensignals
US3363183A (en) Self-correcting clock for a data transmission system
JPS5255337A (en) Refresh control system
JPS5639694A (en) Method and device for synchrnonizing timing in transmission of digital information signal
US4766602A (en) Synchronizing signal decoding
US3121215A (en) Self-checking pulse transmission technique
GB1457929A (en) Data transmissions system
JPS60199247A (ja) フレ−ムの同期方式
KR850000841A (ko) 시분할 멀티플렉스 시스템 및 동기 설정 방법
JPS6444648A (en) Malfunction preventing circuit for serial signal transmission system
GB1500845A (en) Fail safe logic monitor
SU982187A1 (ru) Мажоритарно-резервированное устройство
JPS5413236A (en) Bus control system
NO913705D0 (no) Innretning som muliggjoer feilkontroll av digitale signaler
SU1156077A1 (ru) Мажоритарно-резервированное устройство
JPS5894253A (ja) 符号誤り検出方式
KR880008541A (ko) 동기패턴 검출회로
CA1124352A (en) High line security for alarm systems
JPS6335035A (ja) スタツフ多重化装置用ビツト照合装置
JPS5295901A (en) Error control device
SU1218385A1 (ru) Устройство дл прерывани резервированной вычислительной системы
JPH02250595A (ja) 障害情報収集方式

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
REN Ceased due to non-payment of the annual fee