ATE544115T1 - Cache-sektor-zuteilung - Google Patents

Cache-sektor-zuteilung

Info

Publication number
ATE544115T1
ATE544115T1 AT08775366T AT08775366T ATE544115T1 AT E544115 T1 ATE544115 T1 AT E544115T1 AT 08775366 T AT08775366 T AT 08775366T AT 08775366 T AT08775366 T AT 08775366T AT E544115 T1 ATE544115 T1 AT E544115T1
Authority
AT
Austria
Prior art keywords
cache
slice
allocation
sector
address
Prior art date
Application number
AT08775366T
Other languages
German (de)
English (en)
Inventor
Leo Clark
James Fields
Guy Guthrie
William Starke
Derek Williams
Philip Williams
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of ATE544115T1 publication Critical patent/ATE544115T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G06F12/0851—Cache with interleaved addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0864—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using pseudo-associative means, e.g. set-associative or hashing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AT08775366T 2007-08-16 2008-07-29 Cache-sektor-zuteilung ATE544115T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/839,663 US8433851B2 (en) 2007-08-16 2007-08-16 Reducing wiring congestion in a cache subsystem utilizing sectored caches with discontiguous addressing
PCT/EP2008/059902 WO2009021835A1 (en) 2007-08-16 2008-07-29 Cache sector allocation

Publications (1)

Publication Number Publication Date
ATE544115T1 true ATE544115T1 (de) 2012-02-15

Family

ID=39748508

Family Applications (1)

Application Number Title Priority Date Filing Date
AT08775366T ATE544115T1 (de) 2007-08-16 2008-07-29 Cache-sektor-zuteilung

Country Status (7)

Country Link
US (1) US8433851B2 (https=)
EP (1) EP2179361B1 (https=)
JP (1) JP5241838B2 (https=)
KR (1) KR101190403B1 (https=)
CN (1) CN101784994B (https=)
AT (1) ATE544115T1 (https=)
WO (1) WO2009021835A1 (https=)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103562866B (zh) * 2011-03-25 2018-03-30 英特尔公司 用于通过使用由可分割引擎实例化的虚拟核来支持代码块执行的寄存器文件段
KR101966712B1 (ko) 2011-03-25 2019-04-09 인텔 코포레이션 분할가능한 엔진에 의해 인스턴스화된 가상 코어를 이용한 코드 블록의 실행을 지원하는 메모리 프래그먼트
US8645404B2 (en) * 2011-10-21 2014-02-04 International Business Machines Corporation Memory pattern searching via displaced-read memory addressing
US8954672B2 (en) * 2012-03-12 2015-02-10 Advanced Micro Devices, Inc. System and method for cache organization in row-based memories
KR101858159B1 (ko) 2012-05-08 2018-06-28 삼성전자주식회사 멀티-ｃｐｕ 시스템과 이를 포함하는 컴퓨팅 시스템
US8862828B2 (en) * 2012-06-28 2014-10-14 Intel Corporation Sub-numa clustering
US10073779B2 (en) 2012-12-28 2018-09-11 Intel Corporation Processors having virtually clustered cores and cache slices
EP2972836B1 (en) 2013-03-15 2022-11-09 Intel Corporation A method for emulating a guest centralized flag architecture by using a native distributed flag architecture
US20140337583A1 (en) * 2013-05-07 2014-11-13 Lsi Corporation Intelligent cache window management for storage systems
US10013352B2 (en) * 2014-09-26 2018-07-03 Intel Corporation Partner-aware virtual microsectoring for sectored cache architectures
US9690706B2 (en) 2015-03-25 2017-06-27 Intel Corporation Changing cache ownership in clustered multiprocessor
US9971700B2 (en) * 2015-11-06 2018-05-15 Advanced Micro Devices, Inc. Cache with address space mapping to slice subsets
KR20170056782A (ko) * 2015-11-13 2017-05-24 에스케이하이닉스 주식회사 메모리 시스템 및 메모리 시스템의 동작방법
US9832277B2 (en) * 2015-11-13 2017-11-28 Western Digital Technologies, Inc. Systems and methods for adaptive partitioning in distributed cache memories
CN105550979A (zh) * 2015-12-11 2016-05-04 中国航空工业集团公司西安航空计算技术研究所 一种高数据通量纹理Cache层次结构
US10255190B2 (en) * 2015-12-17 2019-04-09 Advanced Micro Devices, Inc. Hybrid cache
US12293227B2 (en) 2018-06-21 2025-05-06 Telefonaktiebolaget Lm Ericsson (Publ) Memory allocation in a hierarchical memory system
CN117354268A (zh) * 2022-06-27 2024-01-05 深圳市中兴微电子技术有限公司 一种报文的缓存方法、装置、电子设备及存储介质

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5519841A (en) * 1992-11-12 1996-05-21 Digital Equipment Corporation Multi instruction register mapper
US5553259A (en) * 1993-07-16 1996-09-03 Unisys Corporation Apparatus and method for synchronizing the simultaneous loading of cache program word addresses in dual slice registers
US6301647B1 (en) * 1997-12-17 2001-10-09 Via-Cyrix, Inc. Real mode translation look-aside buffer and method of operation
US6332179B1 (en) 1999-08-19 2001-12-18 International Business Machines Corporation Allocation for back-to-back misses in a directory based cache
JP3770380B2 (ja) * 2000-09-19 2006-04-26 シャープ株式会社 液晶表示装置
US7055003B2 (en) * 2003-04-25 2006-05-30 International Business Machines Corporation Data cache scrub mechanism for large L2/L3 data cache structures
ITMI20031640A1 (it) 2003-08-08 2005-02-09 Mipharm S P A Base per gel bioadesivi.
WO2005041047A2 (en) * 2003-10-22 2005-05-06 Intel Corporation Method and apparatus for efficient ordered stores over an interconnection network
US7308537B2 (en) * 2005-02-10 2007-12-11 International Business Machines Corporation Half-good mode for large L2 cache array topology with different latency domains
US7490200B2 (en) 2005-02-10 2009-02-10 International Business Machines Corporation L2 cache controller with slice directory and unified cache structure
US7353340B2 (en) 2005-08-17 2008-04-01 Sun Microsystems, Inc. Multiple independent coherence planes for maintaining coherency

Also Published As

Publication number Publication date
KR20100040317A (ko) 2010-04-19
WO2009021835A1 (en) 2009-02-19
CN101784994A (zh) 2010-07-21
EP2179361A1 (en) 2010-04-28
CN101784994B (zh) 2013-02-13
KR101190403B1 (ko) 2012-10-12
JP2010537265A (ja) 2010-12-02
US8433851B2 (en) 2013-04-30
JP5241838B2 (ja) 2013-07-17
US20090049248A1 (en) 2009-02-19
EP2179361B1 (en) 2012-02-01

Similar Documents

Publication Publication Date Title
ATE544115T1 (de) Cache-sektor-zuteilung
EP3662378B1 (en) Address translation cache
TWI515563B (zh) 用於階層式記憶體系統之記憶體管理
US8688900B2 (en) Cache memory management in a flash cache architecture
BRPI0600347A (pt) métodos e sistema para virtualização de endereços fìsicos de convidado em ambiente de máquina virtual
US8176255B2 (en) Allocating space in dedicated cache ways
KR100681974B1 (ko) 계층적 캐쉬 라인 교체를 위한 방법, 시스템, 및 장치
US20170017580A1 (en) Method and apparatus for implementing a heterogeneous memory subsystem
US8244982B2 (en) Allocating processor cores with cache memory associativity
US8868847B2 (en) Multi-core processor snoop filtering
DE602006015470D1 (de) Dma-deskriptoren-warteschlangen-lese-und-cache-schreib-zeigeranordnung
JP2019506676A5 (https=)
US9058268B1 (en) Apparatus, system and method for memory management
CN101606134B (zh) 地址转换方法和设备
US20150347302A1 (en) Management of shared pipeline resource usage based on level information
JP2019109906A (ja) 単一のページテーブルエントリ内の複数のセットの属性フィールド
JP2017502435A5 (https=)
WO2005114669A3 (en) System and method for improving performance in computer memory systems supporting multiple memory access latencies
TW200502679A (en) Access request for a data processing system having no system memory
CN101310259B (zh) 用于共享l2映射高速缓存的对称分配的方法和系统
TW201523254A (zh) 記憶體配置與分頁位址轉換系統及方法
WO2014042649A1 (en) Cache coherence directory in multi-processor architectures
US9396128B2 (en) System and method for dynamic allocation of unified cache to one or more logical units
US8812788B2 (en) Virtual cache window headers for long term access history
TW200943058A (en) Method of wear leveling for non-volatile memory