ATE543190T1 - Materialabscheidung aus einer verflüssigten gaslösung - Google Patents
Materialabscheidung aus einer verflüssigten gaslösungInfo
- Publication number
- ATE543190T1 ATE543190T1 AT02792542T AT02792542T ATE543190T1 AT E543190 T1 ATE543190 T1 AT E543190T1 AT 02792542 T AT02792542 T AT 02792542T AT 02792542 T AT02792542 T AT 02792542T AT E543190 T1 ATE543190 T1 AT E543190T1
- Authority
- AT
- Austria
- Prior art keywords
- liquefied gas
- gas solution
- substrate
- material deposition
- barrier
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D3/00—Electroplating: Baths therefor
- C25D3/02—Electroplating: Baths therefor from solutions
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D3/00—Electroplating: Baths therefor
- C25D3/02—Electroplating: Baths therefor from solutions
- C25D3/38—Electroplating: Baths therefor from solutions of copper
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D7/00—Electroplating characterised by the article coated
- C25D7/12—Semiconductors
- C25D7/123—Semiconductors first coated with a seed layer or a conductive layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/46—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a liquid
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/46—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a liquid
- H10P14/47—Electrolytic deposition, i.e. electroplating; Electroless plating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/425—Barrier, adhesion or liner layers
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Inorganic Fibers (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/039,095 US6677233B2 (en) | 2002-01-02 | 2002-01-02 | Material deposition from a liquefied gas solution |
| PCT/US2002/041705 WO2003058655A1 (en) | 2002-01-02 | 2002-12-30 | Material deposition from a liquefied gas solution |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE543190T1 true ATE543190T1 (de) | 2012-02-15 |
Family
ID=21903639
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT02792542T ATE543190T1 (de) | 2002-01-02 | 2002-12-30 | Materialabscheidung aus einer verflüssigten gaslösung |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6677233B2 (de) |
| EP (1) | EP1461815B1 (de) |
| CN (1) | CN100401475C (de) |
| AT (1) | ATE543190T1 (de) |
| AU (1) | AU2002358303A1 (de) |
| TW (1) | TWI241355B (de) |
| WO (1) | WO2003058655A1 (de) |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040007325A1 (en) * | 2002-06-11 | 2004-01-15 | Applied Materials, Inc. | Integrated equipment set for forming a low K dielectric interconnect on a substrate |
| US7001641B2 (en) * | 2002-09-23 | 2006-02-21 | Intel Corporation | Seed layer treatment |
| US7300860B2 (en) * | 2004-03-30 | 2007-11-27 | Intel Corporation | Integrated circuit with metal layer having carbon nanotubes and methods of making same |
| US7402207B1 (en) | 2004-05-05 | 2008-07-22 | Advanced Micro Devices, Inc. | Method and apparatus for controlling the thickness of a selective epitaxial growth layer |
| US7402485B1 (en) | 2004-10-20 | 2008-07-22 | Advanced Micro Devices, Inc. | Method of forming a semiconductor device |
| US7456062B1 (en) | 2004-10-20 | 2008-11-25 | Advanced Micro Devices, Inc. | Method of forming a semiconductor device |
| US7553732B1 (en) * | 2005-06-13 | 2009-06-30 | Advanced Micro Devices, Inc. | Integration scheme for constrained SEG growth on poly during raised S/D processing |
| US7572705B1 (en) | 2005-09-21 | 2009-08-11 | Advanced Micro Devices, Inc. | Semiconductor device and method of manufacturing a semiconductor device |
| US20080113508A1 (en) * | 2006-11-13 | 2008-05-15 | Akolkar Rohan N | Method of fabricating metal interconnects using a sacrificial layer to protect seed layer prior to gap fill |
| US8053861B2 (en) * | 2009-01-26 | 2011-11-08 | Novellus Systems, Inc. | Diffusion barrier layers |
| CN103123924B (zh) * | 2013-01-28 | 2015-07-08 | 豪威科技(上海)有限公司 | 背照式cmos影像传感器的制造方法 |
| US9472395B2 (en) * | 2015-01-12 | 2016-10-18 | Infineon Technologies Ag | Semiconductor arrangement including buried anodic oxide and manufacturing method |
| CN111180203A (zh) * | 2019-12-31 | 2020-05-19 | 广东爱晟电子科技有限公司 | 一种高精度高可靠Ir-Cu-Au复合电极芯片电容 |
| CN114725006B (zh) * | 2021-01-04 | 2024-12-10 | 长鑫存储技术有限公司 | 半导体结构及其形成方法 |
| CN114783947B (zh) * | 2022-06-20 | 2022-10-11 | 晶芯成(北京)科技有限公司 | 半导体器件及其制备方法 |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4517253A (en) | 1984-01-23 | 1985-05-14 | Rose Robert M | Cryoelectrodeposition |
| WO1987005338A1 (fr) * | 1986-03-04 | 1987-09-11 | Ishihara Chemical Co., Ltd. | Solution de placage sans courant a base de palladium |
| JPH01296611A (ja) | 1988-05-25 | 1989-11-30 | Canon Inc | 半導体薄膜堆積法 |
| US5229334A (en) * | 1990-08-24 | 1993-07-20 | Seiko Epson Corporation | Method of forming a gate insulating film involving a step of cleaning using an ammonia-peroxide solution |
| US5308400A (en) * | 1992-09-02 | 1994-05-03 | United Microelectronics Corporation | Room temperature wafer cleaning process |
| US5415897A (en) * | 1994-03-23 | 1995-05-16 | The Boc Group, Inc. | Method of depositing solid substance on a substrate |
| US5811334A (en) * | 1995-12-29 | 1998-09-22 | Advanced Micro Devices, Inc. | Wafer cleaning procedure useful in the manufacture of a non-volatile memory device |
| US6129091A (en) * | 1996-10-04 | 2000-10-10 | Taiwan Semiconductor Manfacturing Company | Method for cleaning silicon wafers with deep trenches |
| US6063707A (en) | 1996-10-11 | 2000-05-16 | California Institute Of Technology | Selective PVD growth of copper on patterned structures by selectively resputtering and sputtering areas of a substrate |
| US6207522B1 (en) | 1998-11-23 | 2001-03-27 | Microcoating Technologies | Formation of thin film capacitors |
| US6100200A (en) | 1998-12-21 | 2000-08-08 | Advanced Technology Materials, Inc. | Sputtering process for the conformal deposition of a metallization or insulating layer |
| US6180524B1 (en) | 1999-08-09 | 2001-01-30 | Gary W. Ferrell | Metal deposit process |
| US6423200B1 (en) * | 1999-09-30 | 2002-07-23 | Lam Research Corporation | Copper interconnect seed layer treatment methods and apparatuses for treating the same |
-
2002
- 2002-01-02 US US10/039,095 patent/US6677233B2/en not_active Expired - Lifetime
- 2002-12-30 EP EP02792542A patent/EP1461815B1/de not_active Expired - Lifetime
- 2002-12-30 CN CNB028132572A patent/CN100401475C/zh not_active Expired - Lifetime
- 2002-12-30 AT AT02792542T patent/ATE543190T1/de active
- 2002-12-30 WO PCT/US2002/041705 patent/WO2003058655A1/en not_active Ceased
- 2002-12-30 AU AU2002358303A patent/AU2002358303A1/en not_active Abandoned
- 2002-12-31 TW TW091138032A patent/TWI241355B/zh not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| US6677233B2 (en) | 2004-01-13 |
| AU2002358303A1 (en) | 2003-07-24 |
| CN100401475C (zh) | 2008-07-09 |
| TW200304957A (en) | 2003-10-16 |
| EP1461815B1 (de) | 2012-01-25 |
| US20030124840A1 (en) | 2003-07-03 |
| EP1461815A1 (de) | 2004-09-29 |
| TWI241355B (en) | 2005-10-11 |
| CN1537315A (zh) | 2004-10-13 |
| WO2003058655A1 (en) | 2003-07-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE543190T1 (de) | Materialabscheidung aus einer verflüssigten gaslösung | |
| TW200617197A (en) | Deposition of ruthenium and/or ruthenium oxide films | |
| WO2008029060A3 (fr) | Substrat pour dispositif electroluminescent organique, utilisation et procede de fabrication de ce substrat, ainsi que dispositif electroluminescent organique. | |
| TW200717709A (en) | A method for forming a ruthenium metal layer on a patterned substrate | |
| MXPA03000513A (es) | Montaje de componente electrico y metodo de fabricacion.. | |
| WO2003088318A3 (en) | Method of fabricating vertical structure leds | |
| TW200518263A (en) | Method for fabricating copper interconnects | |
| TW200734493A (en) | Film forming method, plasma film forming apparatus and storage medium | |
| WO2002089178A3 (en) | Embedded metal nanocrystals | |
| TW200616053A (en) | A method for making a semiconductor device that includes a metal gate electrode | |
| TW200601452A (en) | Methods for the optimization of substrate etching in a plasma processing system | |
| ATE404713T1 (de) | Lösung zum ätzen von kupferoberflächen und verfahren zur abscheidung von metall auf kupferoberflächen | |
| EP1376675A3 (de) | Verfahren zur Herstellung eines Graben-MOSFETs | |
| SG166794A1 (en) | Layer arrangement for the formation of a coating on a surface of a substrate,coating method,and substrate with a layer arrangement | |
| SG166786A1 (en) | Methods of fabricating interconnects for semiconductor components | |
| TW200601410A (en) | Semiconductor device and method for manufacturing same | |
| TW200620704A (en) | Nitride-based compound semiconductor light emitting device | |
| TW200729394A (en) | A method of forming a layer over a surface of a first material embedded in a second material in a structure for a semiconductor device | |
| TW200520649A (en) | Conductive sheet having metal layer formed on at least a portion of surface of insulating substrate, product using the same, and manufacturing method thereof | |
| TW200703450A (en) | Semiconductor device and manufacturing method therefor | |
| TW200705612A (en) | Single mask MIM capacitor and resistor with in trench copper drift barrier | |
| TW200511911A (en) | Method for capping over a copper layer | |
| TW200715475A (en) | A phase-change semiconductor device and methods of manufacturing the same | |
| WO2007092868A3 (en) | Method for preparing a metal feature surface prior to electroless metal deposition | |
| TW200707540A (en) | Method of controlling the critical dimension of structures formed on a substrate |