ATE520216T1 - Taktsignal-übertragungsschaltung zur übertragung synchroner digitaler signale - Google Patents

Taktsignal-übertragungsschaltung zur übertragung synchroner digitaler signale

Info

Publication number
ATE520216T1
ATE520216T1 AT09153117T AT09153117T ATE520216T1 AT E520216 T1 ATE520216 T1 AT E520216T1 AT 09153117 T AT09153117 T AT 09153117T AT 09153117 T AT09153117 T AT 09153117T AT E520216 T1 ATE520216 T1 AT E520216T1
Authority
AT
Austria
Prior art keywords
clock signal
pll
input terminal
frequency
digital signals
Prior art date
Application number
AT09153117T
Other languages
English (en)
Inventor
Marcello Niccolini
Original Assignee
Infotronic Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infotronic Spa filed Critical Infotronic Spa
Application granted granted Critical
Publication of ATE520216T1 publication Critical patent/ATE520216T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0266—Arrangements for providing Galvanic isolation, e.g. by means of magnetic or capacitive coupling

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Communication Control (AREA)
AT09153117T 2008-02-18 2009-02-18 Taktsignal-übertragungsschaltung zur übertragung synchroner digitaler signale ATE520216T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT000247A ITMI20080247A1 (it) 2008-02-18 2008-02-18 Circuito di trasmissione di un segnale di clock per la trasmissione di segnali digitali sincroni.

Publications (1)

Publication Number Publication Date
ATE520216T1 true ATE520216T1 (de) 2011-08-15

Family

ID=40291656

Family Applications (1)

Application Number Title Priority Date Filing Date
AT09153117T ATE520216T1 (de) 2008-02-18 2009-02-18 Taktsignal-übertragungsschaltung zur übertragung synchroner digitaler signale

Country Status (3)

Country Link
EP (1) EP2099153B1 (de)
AT (1) ATE520216T1 (de)
IT (1) ITMI20080247A1 (de)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4868826A (en) * 1987-08-31 1989-09-19 Triplex Fault-tolerant output circuits
DE10249592A1 (de) * 2002-10-24 2004-06-17 Abb Research Ltd. Datenverarbeitungsknoten für ein Leitsystem
US6842056B1 (en) * 2003-06-24 2005-01-11 Intel Corporation Cascaded phase-locked loops
US20060001494A1 (en) * 2004-07-02 2006-01-05 Bruno Garlepp Cascaded locked-loop circuits deriving high-frequency, low noise clock signals from a jittery, low-frequency reference
JP2006059100A (ja) * 2004-08-19 2006-03-02 Ricoh Co Ltd シリアル通信システム装置

Also Published As

Publication number Publication date
EP2099153B1 (de) 2011-08-10
ITMI20080247A1 (it) 2009-08-19
EP2099153A2 (de) 2009-09-09
EP2099153A3 (de) 2010-06-30

Similar Documents

Publication Publication Date Title
ATE510225T1 (de) Integrierte schaltung mit empfängerjittertoleranzmessung
TW200733032A (en) Shift register circuit and image display apparatus containing the same
DE502008000252D1 (de) Erzeugung dekorrelierter signale
ATE538535T1 (de) Digitale frequenzgeregelte verzögerungsleitung
DE602005013565D1 (de) Zwei-bit-a-/d-wandler mit versatzlöschung, verbesserter gleichtaktunterdrückung und schwellensensitivität
GB2462239A (en) Techniques for integrated circuit clock management
GB0806138D0 (en) Crystal oscillator clock circuits
UA110866C2 (uk) Контури для створення сигналу з гойданням частоти
EP4661291A3 (de) Vorrichtungen und verfahren zur bereitstellung von frequenzgeteilten takten
WO2008024659A3 (en) Circuits to delay a signal from a memory device
WO2008027792A3 (en) Power line communication device and method with frequency shifted modem
GB2431061A (en) Synchronous follow-up apparatus and synchronous follow-up method
TW200642283A (en) Voltage hold circuit and clock synchronization circuit
DE60228909D1 (de) Netzwerkschnittstelle mit programmierbarer Verzögerung und Frequenzverdoppler
US8841954B2 (en) Input signal processing device
ITMI20080247A1 (it) Circuito di trasmissione di un segnale di clock per la trasmissione di segnali digitali sincroni.
WO2007109224A3 (en) Serial interface circuit and apparatus including serial interface circuit
TW200510987A (en) Method and related apparatus for outputting clock through data path
DE602006013451D1 (de) Vorteiler für einen fraktional-n-synthesizer
EP3109753A3 (de) Integrierte schaltungen mit eingebetteten doppelt getakteten komponenten
WO2011149772A3 (en) Input/output interface for periodic signals
WO2009034600A1 (ja) 集積回路およびノイズ測定方法
TWI256539B (en) Apparatus and method for generating a clock signal
TW200644553A (en) Synchronization circuits and methods
TW200715716A (en) DLL circuit having two input standard clocks, clock signal generation circuit having the DLL circuit and clock signal generation method

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties