ATE510254T1 - Bedingte ausführung über einen inhaltsadressierbaren speicher und modell einer parallel ausgeführten berechnung - Google Patents

Bedingte ausführung über einen inhaltsadressierbaren speicher und modell einer parallel ausgeführten berechnung

Info

Publication number
ATE510254T1
ATE510254T1 AT06772037T AT06772037T ATE510254T1 AT E510254 T1 ATE510254 T1 AT E510254T1 AT 06772037 T AT06772037 T AT 06772037T AT 06772037 T AT06772037 T AT 06772037T AT E510254 T1 ATE510254 T1 AT E510254T1
Authority
AT
Austria
Prior art keywords
function
recursive
cam
operand
addressable memory
Prior art date
Application number
AT06772037T
Other languages
English (en)
Inventor
Bittner, Jr
Original Assignee
Microsoft Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microsoft Corp filed Critical Microsoft Corp
Application granted granted Critical
Publication of ATE510254T1 publication Critical patent/ATE510254T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G06F9/30058—Conditional branch instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4494—Execution paradigms, e.g. implementations of programming paradigms data driven

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Devices For Executing Special Programs (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Electrically Operated Instructional Devices (AREA)
  • Multi Processors (AREA)
AT06772037T 2005-06-01 2006-06-01 Bedingte ausführung über einen inhaltsadressierbaren speicher und modell einer parallel ausgeführten berechnung ATE510254T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/143,308 US7707387B2 (en) 2005-06-01 2005-06-01 Conditional execution via content addressable memory and parallel computing execution model
PCT/US2006/021576 WO2006130861A2 (en) 2005-06-01 2006-06-01 Conditional execution via content addressable memory and parallel computing execution model

Publications (1)

Publication Number Publication Date
ATE510254T1 true ATE510254T1 (de) 2011-06-15

Family

ID=37482366

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06772037T ATE510254T1 (de) 2005-06-01 2006-06-01 Bedingte ausführung über einen inhaltsadressierbaren speicher und modell einer parallel ausgeführten berechnung

Country Status (6)

Country Link
US (1) US7707387B2 (de)
EP (1) EP1891510B1 (de)
KR (1) KR101247072B1 (de)
CN (1) CN101189573B (de)
AT (1) ATE510254T1 (de)
WO (1) WO2006130861A2 (de)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8244718B2 (en) * 2006-08-25 2012-08-14 Teradata Us, Inc. Methods and systems for hardware acceleration of database operations and queries
US7774189B2 (en) * 2006-12-01 2010-08-10 International Business Machines Corporation System and method for simulating data flow using dataflow computing system
US7860863B2 (en) * 2007-09-05 2010-12-28 International Business Machines Corporation Optimization model for processing hierarchical data in stream systems
US7941460B2 (en) * 2007-09-05 2011-05-10 International Business Machines Corporation Compilation model for processing hierarchical data in stream systems
US8601457B1 (en) * 2008-01-31 2013-12-03 The Mathworks, Inc. Checking for access problems with data stores
US8161380B2 (en) * 2008-06-26 2012-04-17 International Business Machines Corporation Pipeline optimization based on polymorphic schema knowledge
GB2474250B (en) * 2009-10-07 2015-05-06 Advanced Risc Mach Ltd Video reference frame retrieval
US20120331153A1 (en) * 2011-06-22 2012-12-27 International Business Machines Corporation Establishing A Data Communications Connection Between A Lightweight Kernel In A Compute Node Of A Parallel Computer And An Input-Output ('I/O') Node Of The Parallel Computer
US9898283B2 (en) * 2011-12-22 2018-02-20 Intel Corporation Processors, methods, systems, and instructions to generate sequences of integers in which integers in consecutive positions differ by a constant integer stride and where a smallest integer is offset from zero by an integer offset
WO2013100893A1 (en) * 2011-12-27 2013-07-04 Intel Corporation Systems, apparatuses, and methods for generating a dependency vector based on two source writemask registers
US20140068173A1 (en) * 2012-08-28 2014-03-06 Laurence H. Cooke Content addressable memory scheduling
KR101975534B1 (ko) 2012-09-11 2019-05-07 삼성전자주식회사 연산기능을 갖는 반도체 메모리 장치
KR101442659B1 (ko) * 2013-03-27 2014-09-23 (주)티베로 벌크 ｄｍｌ 처리가 가능한 ｐｓｍ 컴파일러 최적화 장치 및 방법
US9495373B2 (en) 2013-12-06 2016-11-15 International Business Machines Corporation File versions within content addressable storage
US9483481B2 (en) 2013-12-06 2016-11-01 International Business Machines Corporation Files having unallocated portions within content addressable storage
US10203960B2 (en) * 2014-02-20 2019-02-12 Tsinghua University Reconfigurable processor and conditional execution method for the same
CN103853526B (zh) * 2014-02-20 2017-02-15 清华大学 可重构处理器及可重构处理器的条件执行方法
US10423693B2 (en) * 2014-09-15 2019-09-24 Autodesk, Inc. Parallel processing using a bottom up approach
US20170116141A1 (en) * 2015-10-23 2017-04-27 Qualcomm Incorporated Radio frequency front end devices with masked write
KR20170050953A (ko) * 2015-11-02 2017-05-11 에스케이하이닉스 주식회사 메모리 시스템 및 그의 동작방법
US10235176B2 (en) * 2015-12-17 2019-03-19 The Charles Stark Draper Laboratory, Inc. Techniques for metadata processing
US10936713B2 (en) * 2015-12-17 2021-03-02 The Charles Stark Draper Laboratory, Inc. Techniques for metadata processing
CN107315564B (zh) * 2016-04-26 2020-07-17 中科寒武纪科技股份有限公司 一种用于执行向量超越函数运算的装置和方法
CN107846597B (zh) * 2016-09-20 2019-12-10 上海澜至半导体有限公司 用于视频解码器的数据缓存方法和装置
US10228937B2 (en) * 2016-12-30 2019-03-12 Intel Corporation Programmable matrix processing engine
CN107894957B (zh) * 2017-11-14 2020-09-01 河南鼎视智能科技有限公司 面向卷积神经网络的存储器数据访问与插零方法及装置
WO2019152792A1 (en) 2018-02-02 2019-08-08 Dover Microsystems, Inc. Systems and methods for policy linking and/or loading for secure initialization
US20210357497A9 (en) 2018-02-02 2021-11-18 Dover Microsystems, Inc. Systems and methods for transforming instructions for metadata processing
WO2019152772A1 (en) 2018-02-02 2019-08-08 The Charles Stark Draper Laboratory, Inc. Systems and methods for policy execution processing
US10635397B2 (en) * 2018-03-08 2020-04-28 Gsi Technology Inc. System and method for long addition and long multiplication in associative memory
US11797398B2 (en) 2018-04-30 2023-10-24 Dover Microsystems, Inc. Systems and methods for checking safety properties
CN110457340B (zh) * 2018-05-07 2024-04-09 吕纪竹 一种实时寻找大数据自身重复规律的方法
CN109189994B (zh) * 2018-06-27 2021-11-09 北京中科睿芯科技集团有限公司 一种面向图计算应用的cam结构存储系统
CN108829880B (zh) * 2018-06-27 2020-12-01 烽火通信科技股份有限公司 一种光网络终端设备的配置管理的方法
US10521395B1 (en) * 2018-07-05 2019-12-31 Mythic, Inc. Systems and methods for implementing an intelligence processing computing architecture
CN109710226A (zh) * 2018-09-06 2019-05-03 天翼电子商务有限公司 一种编译器后端指令选择学习系统及具有该系统的编译器和指令选择方法
WO2020097179A1 (en) 2018-11-06 2020-05-14 Dover Microsystems, Inc. Systems and methods for stalling host processor
EP3881190A1 (de) 2018-11-12 2021-09-22 Dover Microsystems, Inc. Systeme und verfahren zur metadatencodierung
WO2020132012A1 (en) 2018-12-18 2020-06-25 Dover Microsystems, Inc. Systems and methods for data lifecycle protection
WO2020150351A1 (en) 2019-01-18 2020-07-23 Dover Microsystems, Inc. Systems and methods for metadata classification
US10824370B2 (en) * 2019-02-07 2020-11-03 quadric.io, Inc. Systems and methods for implementing random access memory in a flow-based machine perception and dense algorithm integrated circuit based on computing and coalescing of indices
US12079197B2 (en) 2019-10-18 2024-09-03 Dover Microsystems, Inc. Systems and methods for updating metadata
WO2021178493A1 (en) 2020-03-03 2021-09-10 Dover Microsystems, Inc. Systems and methods for caching metadata
US20220092653A1 (en) * 2020-09-22 2022-03-24 Briza, Inc. Evaluation response system and method
US12124576B2 (en) 2020-12-23 2024-10-22 Dover Microsystems, Inc. Systems and methods for policy violation processing
CN113469732B (zh) * 2021-06-11 2024-11-19 北京百度网讯科技有限公司 基于内容理解的审核方法、装置及电子设备
CN113671924B (zh) * 2021-10-25 2022-01-25 西安热工研究院有限公司 Dcs实时值置值方法和系统、设备及存储介质
CN114090803B (zh) * 2021-10-29 2025-11-07 北京搜狗科技发展有限公司 结构图的结构还原方法和装置
WO2024143564A1 (ko) * 2022-12-26 2024-07-04 주식회사 모빌린트 딥러닝 추론을 위한 컴퓨팅 시스템, 하드웨어 가속기 장치 및 방법

Family Cites Families (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6126155A (ja) 1984-07-06 1986-02-05 アムペックス　コーポレーシヨン バツクアツプデータ記憶方法および装置
US4972314A (en) 1985-05-20 1990-11-20 Hughes Aircraft Company Data flow signal processor method and apparatus
JPH03500461A (ja) 1988-07-22 1991-01-31 アメリカ合衆国 データ駆動式計算用のデータ流れ装置
DE68926783T2 (de) 1988-10-07 1996-11-28 Martin Marietta Corp Paralleler datenprozessor
US5226126A (en) * 1989-02-24 1993-07-06 Nexgen Microsystems Processor having plurality of functional units for orderly retiring outstanding operations based upon its associated tags
US5835740A (en) * 1992-06-30 1998-11-10 Discovision Associates Data pipeline system and data encoding method
EP0651320B1 (de) * 1993-10-29 2001-05-23 Advanced Micro Devices, Inc. Superskalarbefehlsdekoder
US6711665B1 (en) 1993-12-12 2004-03-23 Neomagic Israel Ltd. Associative processor
US5694574A (en) 1994-01-04 1997-12-02 Intel Corporation Method and apparatus for performing load operations in a computer system
US5696937A (en) 1995-04-28 1997-12-09 Unisys Corporation Cache controller utilizing a state machine for controlling invalidations in a network with dual system busses
JP3720094B2 (ja) 1995-10-18 2005-11-24 シャープ株式会社 データ駆動型情報処理装置
US6041389A (en) 1995-11-16 2000-03-21 E Cirrus Logic, Inc. Memory architecture using content addressable memory, and systems and methods using the same
JPH1049369A (ja) 1996-08-07 1998-02-20 Ricoh Co Ltd データ処理装置
US5819308A (en) 1997-02-27 1998-10-06 Industrial Technology Research Institute Method for buffering and issuing instructions for use in high-performance superscalar microprocessors
US6047233A (en) 1997-04-25 2000-04-04 Northrop Grumman Corporation Display management method, system and article of manufacture for managing icons, tags and leader lines
US6195674B1 (en) 1997-04-30 2001-02-27 Canon Kabushiki Kaisha Fast DCT apparatus
US6151658A (en) 1998-01-16 2000-11-21 Advanced Micro Devices, Inc. Write-buffer FIFO architecture with random access snooping capability
US6219834B1 (en) 1998-05-15 2001-04-17 International Business Machines Corporation Extensible compiler and method
US6205537B1 (en) 1998-07-16 2001-03-20 University Of Rochester Mechanism for dynamically adapting the complexity of a microprocessor
US6112283A (en) * 1998-08-06 2000-08-29 Intel Corporation Out-of-order snooping for multiprocessor computer systems
US6311253B1 (en) 1999-06-21 2001-10-30 International Business Machines Corporation Methods for caching cache tags
US6553453B1 (en) 1999-09-10 2003-04-22 Sibercore Technologies, Inc. Variable width content addressable memory device for searching variable width data
US6934795B2 (en) 1999-09-23 2005-08-23 Netlogic Microsystems, Inc. Content addressable memory with programmable word width and programmable priority
US6526474B1 (en) 1999-10-25 2003-02-25 Cisco Technology, Inc. Content addressable memory (CAM) with accesses to multiple CAM arrays used to generate result for various matching sizes
US6687789B1 (en) 2000-01-03 2004-02-03 Advanced Micro Devices, Inc. Cache which provides partial tags from non-predicted ways to direct search if way prediction misses
US6505269B1 (en) 2000-05-16 2003-01-07 Cisco Technology, Inc. Dynamic addressing mapping to eliminate memory resource contention in a symmetric multiprocessor system
ATE476700T1 (de) 2000-06-13 2010-08-15 Richter Thomas Pipeline ct-protokolle und -kommunikation
US20020112116A1 (en) 2000-11-17 2002-08-15 Nelson Mark Edward Methods, systems, and computer program products for storing data in collections of tagged data pieces
US20020126672A1 (en) 2001-01-10 2002-09-12 Nelson Chow Method and apparatus for a flexible and reconfigurable packet classifier using content addressable memory
US6643739B2 (en) 2001-03-13 2003-11-04 Koninklijke Philips Electronics N.V. Cache way prediction based on instruction base register
US6671791B1 (en) 2001-06-15 2003-12-30 Advanced Micro Devices, Inc. Processor including a translation unit for selectively translating virtual addresses of different sizes using a plurality of paging tables and mapping mechanisms
US20030023830A1 (en) 2001-07-25 2003-01-30 Hogenauer Eugene B. Method and system for encoding instructions for a VLIW that reduces instruction memory requirements
US6868476B2 (en) * 2001-08-27 2005-03-15 Intel Corporation Software controlled content addressable memory in a general purpose execution datapath
US20030043800A1 (en) * 2001-08-30 2003-03-06 Sonksen Bradley Stephen Dynamic data item processing
US6876559B1 (en) 2002-02-01 2005-04-05 Netlogic Microsystems, Inc. Block-writable content addressable memory device
US7275163B2 (en) 2002-02-28 2007-09-25 The Directv Group, Inc. Asynchronous configuration
US6661686B1 (en) 2002-03-29 2003-12-09 Netlogic Microsystems, Inc. Content addressable memory having dynamic match resolution
US7043667B2 (en) 2002-05-14 2006-05-09 Intel Corporation Debug information provided through tag space
US7062601B2 (en) 2002-06-28 2006-06-13 Mosaid Technologies Incorporated Method and apparatus for interconnecting content addressable memory devices
US6775166B2 (en) 2002-08-30 2004-08-10 Mosaid Technologies, Inc. Content addressable memory architecture
FR2849228A1 (fr) 2002-12-23 2004-06-25 St Microelectronics Sa Dispositif de transfert de donnees entre deux sous-systemes asynchrones disposant d'une memoire tampon
US7187570B2 (en) 2003-03-20 2007-03-06 Stmicroelectronics Pvt. Ltd. Content addressable memory architecture providing improved speed
US6906938B2 (en) 2003-08-15 2005-06-14 Micron Technology, Inc. CAM memory architecture and a method of forming and operating a device according to a CAM memory architecture

Also Published As

Publication number Publication date
WO2006130861A2 (en) 2006-12-07
CN101189573A (zh) 2008-05-28
EP1891510B1 (de) 2011-05-18
WO2006130861A3 (en) 2007-04-12
KR20080011682A (ko) 2008-02-05
EP1891510A2 (de) 2008-02-27
KR101247072B1 (ko) 2013-03-25
EP1891510A4 (de) 2009-10-21
CN101189573B (zh) 2012-07-18
US7707387B2 (en) 2010-04-27
US20060277392A1 (en) 2006-12-07

Similar Documents

Publication Publication Date Title
ATE510254T1 (de) Bedingte ausführung über einen inhaltsadressierbaren speicher und modell einer parallel ausgeführten berechnung
Fu et al. eQASM: An executable quantum instruction set architecture
Ben-Nun et al. Neural code comprehension: A learnable representation of code semantics
Massarelli et al. Safe: Self-attentive function embeddings for binary similarity
Bergstra et al. Machine learning for predictive auto-tuning with boosted regression trees
US10528349B2 (en) Branch synthetic generation across multiple microarchitecture generations
Pincinato et al. Escapees in salmon aquaculture: A multi-output approach
US10949741B2 (en) Generating sets of training programs for machine learning models
Leiva et al. Differences in the respiratory response to temperature and hypoxia across four life-stages of the intertidal porcelain crab Petrolisthes laevigatus
DE602007005790D1 (de) Datenverarbeitungseinheit für Anweisungen in geschachtelten Schleifen
US10956811B2 (en) Variable epoch spike train filtering
Djoudi et al. Recovering high-level conditions from binary programs
Chen et al. Dycl: Dynamic neural network compilation via program rewriting and graph optimization
Qasem A novel honey badger algorithm with multilayer perceptron for predicting COVID-19 time series data
Variengien et al. Look before you leap: A universal emergent decomposition of retrieval tasks in language models
Chen et al. PyCT: A python concolic tester
Fabregat-Traver et al. Application-tailored linear algebra algorithms: A search-based approach
Qin et al. The Effects of Resource Limitation on a Predator‐Prey Model with Control Measures as Nonlinear Pulses
Möller et al. : A cross-platform programming framework for quantum-accelerated scientific computing
Zolghadr-Asli A critical take on the role of random and local search-oriented components of modern computational intelligence-based optimization algorithms
Cholakov On some drawbacks of the PHP platform
Greyson-Gaito et al. Parasitoid community responds indiscriminately to fluctuating spruce budworm and other caterpillars on balsam fir
Choudhury et al. An optimized RISC-V processor with five stage pipelining using Tournament Branch Predictor for efficient performance
Zimmermann Delay games with WMSO+ U winning conditions
Stevens et al. A mechanism for balancing accuracy and scope in cross-machine black-box GPU performance modeling

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties