ATE493696T1 - Rücksetzschaltung sowie dazugehöriges verfahren - Google Patents

Rücksetzschaltung sowie dazugehöriges verfahren

Info

Publication number
ATE493696T1
ATE493696T1 AT02724495T AT02724495T ATE493696T1 AT E493696 T1 ATE493696 T1 AT E493696T1 AT 02724495 T AT02724495 T AT 02724495T AT 02724495 T AT02724495 T AT 02724495T AT E493696 T1 ATE493696 T1 AT E493696T1
Authority
AT
Austria
Prior art keywords
reset
clock
peripheral devices
signal
module
Prior art date
Application number
AT02724495T
Other languages
German (de)
English (en)
Inventor
Rune Jensen
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE493696T1 publication Critical patent/ATE493696T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Electronic Switches (AREA)
  • Debugging And Monitoring (AREA)
AT02724495T 2001-04-05 2002-04-05 Rücksetzschaltung sowie dazugehöriges verfahren ATE493696T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/826,570 US6529053B2 (en) 2001-04-05 2001-04-05 Reset circuit and method therefor
PCT/IB2002/001096 WO2002082246A2 (en) 2001-04-05 2002-04-05 Reset circuit and method therefor

Publications (1)

Publication Number Publication Date
ATE493696T1 true ATE493696T1 (de) 2011-01-15

Family

ID=25246920

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02724495T ATE493696T1 (de) 2001-04-05 2002-04-05 Rücksetzschaltung sowie dazugehöriges verfahren

Country Status (6)

Country Link
US (1) US6529053B2 (https=)
EP (1) EP1379937B1 (https=)
JP (1) JP4149268B2 (https=)
AT (1) ATE493696T1 (https=)
DE (1) DE60238750D1 (https=)
WO (1) WO2002082246A2 (https=)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6611158B2 (en) * 2001-07-24 2003-08-26 Koninklijke Philips Electronics N.V. Method and system using a common reset and a slower reset clock
US7098557B2 (en) * 2003-05-15 2006-08-29 Stmicroelectronics, Inc. Constant voltage discharge device
US6762632B1 (en) 2003-05-15 2004-07-13 Stmicroelectronics, Inc. Reset driver circuits and methods
US7081780B2 (en) * 2004-06-01 2006-07-25 Randall Don Briggs Reset circuitry for an integrated circuit
US8258844B2 (en) * 2006-08-03 2012-09-04 Seagate Technology Llc System-wide reset of multiple electronic devices
CN100498649C (zh) * 2007-03-28 2009-06-10 威盛电子股份有限公司 复位系统及复位方法
JP5159470B2 (ja) * 2008-06-27 2013-03-06 富士通テン株式会社 信号処理装置および信号処理方法
US8841946B2 (en) 2010-07-20 2014-09-23 Freescale Semiconductor, Inc. Electronic circuit, safety critical system, and method for providing a reset signal
US9712153B1 (en) 2016-03-03 2017-07-18 Nxp Usa, Inc. Method and device for reset modification based on system state

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4967377A (en) 1981-12-10 1990-10-30 Canon Kabushiki Kaisha Control system using computers and having an initialization function
US5510740A (en) * 1993-04-21 1996-04-23 Intel Corporation Method for synchronizing clocks upon reset
US5371417A (en) * 1993-07-02 1994-12-06 Tandem Computers Incorporated Multiple frequency output clock generator system
JP3684590B2 (ja) * 1994-04-25 2005-08-17 カシオ計算機株式会社 リセット制御装置及びリセット制御方法
US5887146A (en) * 1995-08-14 1999-03-23 Data General Corporation Symmetric multiprocessing computer with non-uniform memory access architecture
DE19631066A1 (de) 1996-08-01 1998-02-05 Bosch Gmbh Robert Brennstoffeinspritzventil
US6480967B1 (en) * 1999-05-21 2002-11-12 Koninklijke Philips Electronics N.V. Multiple module processing system with reset system independent of reset characteristics of the modules

Also Published As

Publication number Publication date
JP4149268B2 (ja) 2008-09-10
US20020145454A1 (en) 2002-10-10
EP1379937B1 (en) 2010-12-29
US6529053B2 (en) 2003-03-04
EP1379937A2 (en) 2004-01-14
JP2004524631A (ja) 2004-08-12
WO2002082246A2 (en) 2002-10-17
DE60238750D1 (https=) 2011-02-10
WO2002082246A3 (en) 2002-12-12

Similar Documents

Publication Publication Date Title
ATE225058T1 (de) Emulationssytem mit zeitmultiplexverbindung
NO945097D0 (no) Demultiplekserkrets, multiplekserkrets, forsinkelseslinjekrets og klokkemultiplisererkrets
IL132984A0 (en) Distributed logic analyzer for use in a hardware logic emulation system
DK170789D0 (da) Elektroniske filtre, apparater til elektronisk signalomsaetning og fremgangsmaade ved drift af saadanne apparater, samt hoereapparat
DE69416880D1 (de) CMOS Schaltungen zur Erzeugung mehrphasiger Taktsignalen
ATE493696T1 (de) Rücksetzschaltung sowie dazugehöriges verfahren
DE69016400D1 (de) Elektronisches auslösesystem für schutzschalter mittels mikrorechner.
EP0903885A3 (en) Clock recovery circuit
WO2003010640A3 (en) Method and system using a common reset and a slower reset clock
DE69327443D1 (de) Multiplexer, an dessen Eingang mehrere identische Signale verschiedener Phasenlage anliegen
EP1434122A3 (en) Apparatus and method for regenerating reset and clock signals and high-speed digital system incorporating the same
EP1298823A3 (en) Method and apparatus for synchronizing a multiple-stage multiplexer
TW346540B (en) Test method of integrated circuit devices by using a dual edge clock technique
IE780943L (en) Time base
DE50006416D1 (de) Elektronische schaltungsanordnung zur erzeugung einer sendefrequenz
DE59914524D1 (de) Schaltungsanordnung zur Erzeugung komplementärer Signale
WO2003042710A3 (en) Clock architecture for a frequency-based tester
ATE267487T1 (de) Verfahren zur anpassung von zeitverzögerungen und vorrichtung zur synchronisierung von kanälen in einem wdm system
DE60130480D1 (de) Verfahren und vorrichtung zur datenübertragung über einen tdm-bus
MY104382A (en) Signal synchronizing system.
KR200192868Y1 (ko) 역다중화 출력값의 지연 제거 회로
DK138196A (da) Fremgangsmåde og kredsløb til frembringelse af et systemkloksignal
WO2001082377A3 (de) Schaltungsanordnung
DE3677606D1 (de) Verfahren zur synchronisation auf im zeitmultiplexbetrieb ausgesendete signale und zur taktgewinnung hieraus.
NO982183D0 (no) FremgangsmÕte og anordning relatert til synkron svitsjing

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties