ATE423363T1 - Verfahren, vorrichtung und herstellungsartikel für ein transformationsmodul in einem grafikprozessor - Google Patents
Verfahren, vorrichtung und herstellungsartikel für ein transformationsmodul in einem grafikprozessorInfo
- Publication number
- ATE423363T1 ATE423363T1 AT00982457T AT00982457T ATE423363T1 AT E423363 T1 ATE423363 T1 AT E423363T1 AT 00982457 T AT00982457 T AT 00982457T AT 00982457 T AT00982457 T AT 00982457T AT E423363 T1 ATE423363 T1 AT E423363T1
- Authority
- AT
- Austria
- Prior art keywords
- article
- production
- graphics processor
- transformation module
- matrices
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T11/00—2D [Two Dimensional] image generation
- G06T11/40—Filling a planar surface by adding surface attributes, e.g. colour or texture
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/005—General purpose rendering architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/04—Texture mapping
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/50—Lighting effects
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/50—Lighting effects
- G06T15/503—Blending, e.g. for anti-aliasing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/50—Lighting effects
- G06T15/506—Illumination models
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Graphics (AREA)
- Image Generation (AREA)
- Image Processing (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/456,102 US6353439B1 (en) | 1999-12-06 | 1999-12-06 | System, method and computer program product for a blending operation in a transform module of a computer graphics pipeline |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE423363T1 true ATE423363T1 (de) | 2009-03-15 |
Family
ID=23811433
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT00982457T ATE423363T1 (de) | 1999-12-06 | 2000-12-05 | Verfahren, vorrichtung und herstellungsartikel für ein transformationsmodul in einem grafikprozessor |
Country Status (8)
Country | Link |
---|---|
US (3) | US6353439B1 (de) |
EP (2) | EP2053560B1 (de) |
JP (1) | JP4724346B2 (de) |
AT (1) | ATE423363T1 (de) |
AU (1) | AU1948501A (de) |
CA (1) | CA2392371A1 (de) |
DE (1) | DE60041599D1 (de) |
WO (1) | WO2001041069A1 (de) |
Families Citing this family (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9098297B2 (en) * | 1997-05-08 | 2015-08-04 | Nvidia Corporation | Hardware accelerator for an object-oriented programming language |
US6480205B1 (en) | 1998-07-22 | 2002-11-12 | Nvidia Corporation | Method and apparatus for occlusion culling in graphics systems |
US7209140B1 (en) | 1999-12-06 | 2007-04-24 | Nvidia Corporation | System, method and article of manufacture for a programmable vertex processing model with instruction set |
US6650325B1 (en) * | 1999-12-06 | 2003-11-18 | Nvidia Corporation | Method, apparatus and article of manufacture for boustrophedonic rasterization |
US6844880B1 (en) | 1999-12-06 | 2005-01-18 | Nvidia Corporation | System, method and computer program product for an improved programmable vertex processing model with instruction set |
US6552733B1 (en) * | 2000-04-20 | 2003-04-22 | Ati International, Srl | Configurable vertex blending circuit and method therefore |
US6885374B2 (en) | 2001-06-29 | 2005-04-26 | Intel Corporation | Apparatus, method and system with a graphics-rendering engine having a time allocator |
US7173627B2 (en) * | 2001-06-29 | 2007-02-06 | Intel Corporation | Apparatus, method and system with a graphics-rendering engine having a graphics context manager |
KR100451762B1 (ko) * | 2001-11-05 | 2004-10-08 | 주식회사 하이닉스반도체 | 불휘발성 강유전체 메모리 장치 및 그 구동방법 |
US7061495B1 (en) * | 2002-11-18 | 2006-06-13 | Ati Technologies, Inc. | Method and apparatus for rasterizer interpolation |
US7796133B1 (en) | 2002-11-18 | 2010-09-14 | Ati Technologies Ulc | Unified shader |
US7633506B1 (en) | 2002-11-27 | 2009-12-15 | Ati Technologies Ulc | Parallel pipeline graphics system |
US8933945B2 (en) * | 2002-11-27 | 2015-01-13 | Ati Technologies Ulc | Dividing work among multiple graphics pipelines using a super-tiling technique |
US7139005B2 (en) * | 2003-09-13 | 2006-11-21 | Microsoft Corporation | Optimized fixed-point mathematical library and graphics functions for a software-implemented graphics rendering system and method using a normalized homogenous coordinate system |
US7239322B2 (en) | 2003-09-29 | 2007-07-03 | Ati Technologies Inc | Multi-thread graphic processing system |
US20080094403A1 (en) * | 2003-11-19 | 2008-04-24 | Reuven Bakalash | Computing system capable of parallelizing the operation graphics processing units (GPUs) supported on a CPU/GPU fusion-architecture chip and one or more external graphics cards, employing a software-implemented multi-mode parallel graphics rendering subsystem |
US7961194B2 (en) * | 2003-11-19 | 2011-06-14 | Lucid Information Technology, Ltd. | Method of controlling in real time the switching of modes of parallel operation of a multi-mode parallel graphics processing subsystem embodied within a host computing system |
US8497865B2 (en) | 2006-12-31 | 2013-07-30 | Lucid Information Technology, Ltd. | Parallel graphics system employing multiple graphics processing pipelines with multiple graphics processing units (GPUS) and supporting an object division mode of parallel graphics processing using programmable pixel or vertex processing resources provided with the GPUS |
US7808499B2 (en) | 2003-11-19 | 2010-10-05 | Lucid Information Technology, Ltd. | PC-based computing system employing parallelized graphics processing units (GPUS) interfaced with the central processing unit (CPU) using a PC bus and a hardware graphics hub having a router |
US8085273B2 (en) | 2003-11-19 | 2011-12-27 | Lucid Information Technology, Ltd | Multi-mode parallel graphics rendering system employing real-time automatic scene profiling and mode control |
US7777748B2 (en) * | 2003-11-19 | 2010-08-17 | Lucid Information Technology, Ltd. | PC-level computing system with a multi-mode parallel graphics rendering subsystem employing an automatic mode controller, responsive to performance data collected during the run-time of graphics applications |
US20070291040A1 (en) * | 2005-01-25 | 2007-12-20 | Reuven Bakalash | Multi-mode parallel graphics rendering system supporting dynamic profiling of graphics-based applications and automatic control of parallel modes of operation |
US20090027383A1 (en) * | 2003-11-19 | 2009-01-29 | Lucid Information Technology, Ltd. | Computing system parallelizing the operation of multiple graphics processing pipelines (GPPLs) and supporting depth-less based image recomposition |
US7812844B2 (en) | 2004-01-28 | 2010-10-12 | Lucid Information Technology, Ltd. | PC-based computing system employing a silicon chip having a routing unit and a control unit for parallelizing multiple GPU-driven pipeline cores according to the object division mode of parallel operation during the running of a graphics application |
US6897871B1 (en) * | 2003-11-20 | 2005-05-24 | Ati Technologies Inc. | Graphics processing architecture employing a unified shader |
WO2005064541A1 (en) | 2003-12-23 | 2005-07-14 | Koninklijke Philips Electronics N.V. | Computer graphics processor and method of rendering images |
US20050231533A1 (en) * | 2004-04-20 | 2005-10-20 | Lin Chen | Apparatus and method for performing divide by w operations in a graphics system |
US8711155B2 (en) * | 2004-05-14 | 2014-04-29 | Nvidia Corporation | Early kill removal graphics processing system and method |
US8736620B2 (en) * | 2004-05-14 | 2014-05-27 | Nvidia Corporation | Kill bit graphics processing system and method |
US7280112B1 (en) | 2004-05-14 | 2007-10-09 | Nvidia Corporation | Arithmetic logic unit temporary registers |
US8687010B1 (en) | 2004-05-14 | 2014-04-01 | Nvidia Corporation | Arbitrary size texture palettes for use in graphics systems |
US8743142B1 (en) | 2004-05-14 | 2014-06-03 | Nvidia Corporation | Unified data fetch graphics processing system and method |
US8736628B1 (en) | 2004-05-14 | 2014-05-27 | Nvidia Corporation | Single thread graphics processing system and method |
US8860722B2 (en) * | 2004-05-14 | 2014-10-14 | Nvidia Corporation | Early Z scoreboard tracking system and method |
US7710427B1 (en) * | 2004-05-14 | 2010-05-04 | Nvidia Corporation | Arithmetic logic unit and method for processing data in a graphics pipeline |
US7286139B2 (en) * | 2004-09-17 | 2007-10-23 | Via Technologies, Inc. | Partial guardband clipping |
US7586492B2 (en) * | 2004-12-20 | 2009-09-08 | Nvidia Corporation | Real-time display post-processing using programmable hardware |
US20090096798A1 (en) * | 2005-01-25 | 2009-04-16 | Reuven Bakalash | Graphics Processing and Display System Employing Multiple Graphics Cores on a Silicon Chip of Monolithic Construction |
US7466322B1 (en) | 2005-08-02 | 2008-12-16 | Nvidia Corporation | Clipping graphics primitives to the w=0 plane |
US7420557B1 (en) * | 2005-08-25 | 2008-09-02 | Nvidia Corporation | Vertex processing when w=0 |
US8237739B2 (en) * | 2006-09-12 | 2012-08-07 | Qualcomm Incorporated | Method and device for performing user-defined clipping in object space |
US7973797B2 (en) * | 2006-10-19 | 2011-07-05 | Qualcomm Incorporated | Programmable blending in a graphics processing unit |
US8537168B1 (en) | 2006-11-02 | 2013-09-17 | Nvidia Corporation | Method and system for deferred coverage mask generation in a raster stage |
US20080276067A1 (en) * | 2007-05-01 | 2008-11-06 | Via Technologies, Inc. | Method and Apparatus for Page Table Pre-Fetching in Zero Frame Display Channel |
US8314803B2 (en) | 2007-08-15 | 2012-11-20 | Nvidia Corporation | Buffering deserialized pixel data in a graphics processor unit pipeline |
US20090046105A1 (en) * | 2007-08-15 | 2009-02-19 | Bergland Tyson J | Conditional execute bit in a graphics processor unit pipeline |
US9183607B1 (en) | 2007-08-15 | 2015-11-10 | Nvidia Corporation | Scoreboard cache coherence in a graphics pipeline |
US8775777B2 (en) * | 2007-08-15 | 2014-07-08 | Nvidia Corporation | Techniques for sourcing immediate values from a VLIW |
US8736624B1 (en) | 2007-08-15 | 2014-05-27 | Nvidia Corporation | Conditional execution flag in graphics applications |
US8599208B2 (en) * | 2007-08-15 | 2013-12-03 | Nvidia Corporation | Shared readable and writeable global values in a graphics processor unit pipeline |
US8521800B1 (en) | 2007-08-15 | 2013-08-27 | Nvidia Corporation | Interconnected arithmetic logic units |
GB2483902B (en) * | 2010-09-24 | 2018-10-24 | Advanced Risc Mach Ltd | Vector floating point argument reduction |
US8933954B2 (en) | 2011-03-23 | 2015-01-13 | Qualcomm Incorporated | Register allocation for graphics processing |
US8683296B2 (en) | 2011-12-30 | 2014-03-25 | Streamscale, Inc. | Accelerated erasure coding system and method |
US8914706B2 (en) | 2011-12-30 | 2014-12-16 | Streamscale, Inc. | Using parity data for concurrent data authentication, correction, compression, and encryption |
US9411595B2 (en) | 2012-05-31 | 2016-08-09 | Nvidia Corporation | Multi-threaded transactional memory coherence |
US9824009B2 (en) | 2012-12-21 | 2017-11-21 | Nvidia Corporation | Information coherency maintenance systems and methods |
US10102142B2 (en) | 2012-12-26 | 2018-10-16 | Nvidia Corporation | Virtual address based memory reordering |
US9317251B2 (en) | 2012-12-31 | 2016-04-19 | Nvidia Corporation | Efficient correction of normalizer shift amount errors in fused multiply add operations |
US9569385B2 (en) | 2013-09-09 | 2017-02-14 | Nvidia Corporation | Memory transaction ordering |
JP6650848B2 (ja) * | 2016-08-22 | 2020-02-19 | 株式会社ソニー・インタラクティブエンタテインメント | 情報処理装置、情報処理システム、および情報処理方法 |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US600027A (en) * | 1898-03-01 | Weigh ing-machine | ||
US5450342A (en) | 1984-10-05 | 1995-09-12 | Hitachi, Ltd. | Memory device |
US5025407A (en) | 1989-07-28 | 1991-06-18 | Texas Instruments Incorporated | Graphics floating point coprocessor having matrix capabilities |
JPH0792840B2 (ja) * | 1989-10-13 | 1995-10-09 | インターナショナル・ビジネス・マシーンズ・コーポレーシヨン | 画像生成方法及び装置 |
US6000027A (en) | 1992-08-25 | 1999-12-07 | Texas Instruments Incorporated | Method and apparatus for improved graphics/image processing using a processor and a memory |
US5459820A (en) | 1992-09-10 | 1995-10-17 | General Electric Company | Method for graphical display of three-dimensional vector fields |
JP3618109B2 (ja) * | 1993-07-02 | 2005-02-09 | 株式会社ソニー・コンピュータエンタテインメント | 中央演算処理装置 |
US5694143A (en) | 1994-06-02 | 1997-12-02 | Accelerix Limited | Single chip frame buffer and graphics accelerator |
US5886701A (en) | 1995-08-04 | 1999-03-23 | Microsoft Corporation | Graphics rendering device and method for operating same |
US5977977A (en) | 1995-08-04 | 1999-11-02 | Microsoft Corporation | Method and system for multi-pass rendering |
US5801711A (en) * | 1995-08-08 | 1998-09-01 | Hewlett Packard Company | Polyline and triangle strip data management techniques for enhancing performance of computer graphics system |
US5724561A (en) * | 1995-11-03 | 1998-03-03 | 3Dfx Interactive, Incorporated | System and method for efficiently determining a fog blend value in processing graphical images |
US6331856B1 (en) * | 1995-11-22 | 2001-12-18 | Nintendo Co., Ltd. | Video game system with coprocessor providing high speed efficient 3D graphics and digital audio signal processing |
US6006315A (en) * | 1996-10-18 | 1999-12-21 | Samsung Electronics Co., Ltd. | Computer methods for writing a scalar value to a vector |
GB2335127B (en) | 1996-12-19 | 2002-02-13 | Hyundai Electronics America | Video frame rendering engine |
US5880736A (en) | 1997-02-28 | 1999-03-09 | Silicon Graphics, Inc. | Method system and computer program product for shading |
US5977997A (en) | 1997-03-06 | 1999-11-02 | Lsi Logic Corporation | Single chip computer having integrated MPEG and graphical processors |
US6175367B1 (en) | 1997-04-23 | 2001-01-16 | Siligon Graphics, Inc. | Method and system for real time illumination of computer generated images |
US5956042A (en) | 1997-04-30 | 1999-09-21 | Hewlett-Packard Co. | Graphics accelerator with improved lighting processor |
US6137497A (en) * | 1997-05-30 | 2000-10-24 | Hewlett-Packard Company | Post transformation clipping in a geometry accelerator |
US6057855A (en) * | 1997-07-02 | 2000-05-02 | Hewlett-Packard Company | Method and apparatus for providing polygon pixel sub-sample information using incremental means |
US6016151A (en) * | 1997-09-12 | 2000-01-18 | Neomagic Corp. | 3D triangle rendering by texture hardware and color software using simultaneous triangle-walking and interpolation for parallel operation |
US6014144A (en) | 1998-02-03 | 2000-01-11 | Sun Microsystems, Inc. | Rapid computation of local eye vectors in a fixed point lighting unit |
WO1999052040A1 (en) | 1998-04-08 | 1999-10-14 | Stellar Technologies, Ltd. | Architecture for graphics processing |
US6144365A (en) * | 1998-04-15 | 2000-11-07 | S3 Incorporated | System and method for performing blending using an over sampling buffer |
US6097395A (en) | 1998-04-28 | 2000-08-01 | Hewlett Packard Company | Dynamic selection of lighting coordinates in a computer graphics system |
US6417858B1 (en) * | 1998-12-23 | 2002-07-09 | Microsoft Corporation | Processor for geometry transformations and lighting calculations |
US6198488B1 (en) | 1999-12-06 | 2001-03-06 | Nvidia | Transform, lighting and rasterization system embodied on a single semiconductor platform |
US6624818B1 (en) * | 2000-04-21 | 2003-09-23 | Ati International, Srl | Method and apparatus for shared microcode in a multi-thread computation engine |
-
1999
- 1999-12-06 US US09/456,102 patent/US6353439B1/en not_active Expired - Lifetime
-
2000
- 2000-12-05 WO PCT/US2000/033043 patent/WO2001041069A1/en active Application Filing
- 2000-12-05 AU AU19485/01A patent/AU1948501A/en not_active Abandoned
- 2000-12-05 AT AT00982457T patent/ATE423363T1/de not_active IP Right Cessation
- 2000-12-05 DE DE60041599T patent/DE60041599D1/de not_active Expired - Lifetime
- 2000-12-05 EP EP09001920.9A patent/EP2053560B1/de not_active Expired - Lifetime
- 2000-12-05 JP JP2001542049A patent/JP4724346B2/ja not_active Expired - Lifetime
- 2000-12-05 EP EP00982457A patent/EP1261939B1/de not_active Expired - Lifetime
- 2000-12-05 CA CA002392371A patent/CA2392371A1/en not_active Abandoned
-
2001
- 2001-01-31 US US09/775,129 patent/US6734874B2/en not_active Expired - Lifetime
-
2002
- 2002-06-28 US US10/186,904 patent/US7095414B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CA2392371A1 (en) | 2001-06-07 |
DE60041599D1 (de) | 2009-04-02 |
JP4724346B2 (ja) | 2011-07-13 |
US6734874B2 (en) | 2004-05-11 |
EP1261939B1 (de) | 2009-02-18 |
AU1948501A (en) | 2001-06-12 |
US7095414B2 (en) | 2006-08-22 |
US6353439B1 (en) | 2002-03-05 |
WO2001041069A1 (en) | 2001-06-07 |
EP1261939A4 (de) | 2004-08-04 |
EP2053560B1 (de) | 2013-05-22 |
EP2053560A2 (de) | 2009-04-29 |
US20010017626A1 (en) | 2001-08-30 |
EP2053560A3 (de) | 2009-05-20 |
EP2053560A9 (de) | 2009-08-05 |
JP2003515851A (ja) | 2003-05-07 |
US20030112246A1 (en) | 2003-06-19 |
EP1261939A1 (de) | 2002-12-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE423363T1 (de) | Verfahren, vorrichtung und herstellungsartikel für ein transformationsmodul in einem grafikprozessor | |
Lockett et al. | A scheduling problem involving sequence dependent changeover times | |
Das et al. | Investigations into the impact of flexibility on manufacturing performance | |
DK1139769T3 (da) | Fremgangsmåde og indretning til forarbejdning af slagteprodukter | |
WO2003067798A3 (en) | State record processing | |
ATE447851T1 (de) | Verfahren und vorrichtung zum formen für nahrungsprodukte | |
EP2166752A3 (de) | Bildprozessorvorrichtung, Bildprozessorverfahren und Computerprogrammprodukt | |
ATE513275T1 (de) | Produkt-summen-operations-schaltung und verfahren | |
CN101140639A (zh) | 在一定尺寸三维空间内摆放最多物品的方法 | |
WO2003038760A3 (en) | Apparatus and method for distributing representative images in partitioned areas of a three-dimensional graphical environment | |
EP0984373A3 (de) | Gerät und Verfahren zum Modellieren mit reduzierter Ordnung von zeitvariablen Systemen und Computer-Speichermedium dafür | |
AU2002302782A1 (en) | Biometric value generation apparatus and method | |
EP1089209A3 (de) | Verfahren und Apparat zum Festlegen von Preisen | |
DE602006018603D1 (de) | Vorrichtung und verfahren zum klassifizieren und zusammenstellen von artikeln | |
AU2003245924A8 (en) | Method and system for simulating order processing processes, corresponding computer program product, and corresponding computer-readable storage medium | |
ATE237503T1 (de) | Vorrichtung zum versammeln von gegenständen zu ihrem verpacken | |
DE60333239D1 (de) | Verfahren und System zur Simulierung einer Vertiefungsverteilung | |
ATE557364T1 (de) | Verfahren und vorrichtung zum computerimplementierten verarbeiten von elektronischen zahlungsaufträgen | |
ATE358813T1 (de) | Simulation von zuständen in einem batching- prozess | |
ATE377809T1 (de) | System und verfahren zum automatischen sortieren und verpacken von produkten | |
MX2022005748A (es) | Sistemas de sensores y métodos para aparatos de procesamiento de productos de costura. | |
EP0378816A3 (de) | Verfahren und Vorrichtung für Pipeline-Befehlsausführung | |
DE50107128D1 (de) | Vorrichtung und verfahren zur automatischen qualitätskontrolle von prüflingen | |
WO2004090650A3 (de) | Verfahren und vorrichtung zur steuerung und planung einer fertigungsreihenfolge unter berücksichtigung von kundenaufträgen | |
EP1292919B1 (de) | Verfahren und gerät zur berechnung von graphischem rechnerbild |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |